6.823 Computer System Architecture 6.823 Spring15 Directory-based Cache Coherence Protocol

http://csg.csail.mit.edu/6.823/

In this handout, we describe the directory-based MSI protocol introduced in Lecture 18.

Cache State:

- **Modified (M):** The cache has the exclusive copy of the line with read and write permissions. No other cache may have a valid copy of the line.
- **Shared** (S): The cache has a shared, read-only copy of the line. Other caches may also have read-only copies.
- Invalid (I): Data is not present in this cache but can be present in other caches.
- Transient states ($I \rightarrow S$, $I \rightarrow M$, and $S \rightarrow M$): The cache has sent an upgrade request (ExReq or ShReq) to the directory and is waiting for the response.

Directory State:

For each memory address, the directory maintains its coherence state and a sharer set:

- **Uncached (Un):** No cache has a valid copy.
- **Shared (Sh):** One or more caches are in the S state.
- Exclusive (Ex): One of the caches is in the M state.
- Transient states (Ex \rightarrow Sh, Ex \rightarrow Un, and Sh \rightarrow Un): The directory has sent a downgrade request to a cache (or has sent an invalidate request to one or multiple caches) and is waiting for the cache response(s).
- **Sharer set:** Contains the IDs of the caches with shared or exclusive permissions for that memory location. For example, sharers = {0, 1} means that Cache 0 and Cache 1 have shared copies. In practice, this can be implemented using a bit-vector.

Messages:

• Directory to cache:

Message	Meaning
<invreq, a="" k,=""></invreq,>	The directory asks cache K to <i>invalidate</i> cache block A, i.e., to send back its (dirty) data (if the cache block is in state M) and change its state to I
<downreq, a="" k,=""></downreq,>	The directory asks cache K to <i>downgrade</i> cache block A, i.e., to send back its (dirty) data and change its state from M to S
<exresp, a="" k,=""></exresp,>	The directory grants cache K exclusive permission (M) for cache block A
<shresp, a="" k,=""></shresp,>	The directory grants cache K shared permission (S) for cache block A
<wbresp, a="" k,=""></wbresp,>	The directory acknowledges cache K's writeback request for cache block A

• Cache to directory:

Message	Meaning
<exreq, a="" k,=""></exreq,>	Cache K requests exclusive permission (M) for cache block A
<shreq, a="" k,=""></shreq,>	Cache K requests shared permission (S) for cache block A
<wbreq, a="" k,=""></wbreq,>	Cache K sends a writeback request for cache block A, which it needs to evict
<invresp, a="" k,=""></invresp,>	Cache K notifies the directory that it has invalidated cache block A
<downresp, a="" k,=""></downresp,>	Cache K notifies the directory that it has downgraded cache block A

Data Transfer:

- Cache to directory data transfer: If a cache changes state from M to S or M to I (due to either an invalidation or a writeback), it sends the dirty data for that block to the directory.
- **Directory to cache data transfer:** The directory sends data to a cache when sending I→M and I→S notification responses

Cache Hit Rules:

Read hit: if the cache state is S or M
Write hit: only if the cache state is M

Coherence State Example:

The following figure shows a snapshot of a system with three cores and caches. Cache 0 and Cache 2 have block A in state I and Cache 1 has it in state M. The directory has A in state Ex.

