Computer System Architecture
6.823 Quiz #1
March 7th, 2014
Professors Daniel Sanchez and Joel Emer

This is a closed book, closed notes exam.

80 Minutes
16 Pages

Notes:
• Not all questions are of equal difficulty, so look over the entire exam and budget your time carefully.
• Please carefully state any assumptions you make.
• Show your work to receive full credit.
• Please write your name on every page in the quiz.
• You must not discuss a quiz's contents with other students who have not yet taken the quiz.

Part A ______ 40 Points
Part B ______ 35 Points
Part C ______ 25 Points

TOTAL ______ 100 Points
Part A: Execute Data Instruction (40 pts)

One day, Ben Bitdiddle started an EDSACjr-based company. Ben wanted to leverage the speed of read-only memory and avoid the inherent hazards of the Princeton architecture, so he went with a Harvard architecture. Unfortunately, Ben’s system didn’t have any index registers, so he couldn’t write self-modifying code. That meant there were a large number of programs he couldn’t implement anymore. Ben decided to add an instruction to solve this problem. He called his new instruction `EXD`, for execute data. The `EXD` instruction treats the contents of the accumulator as a new instruction and executes whatever that instruction may be. If the accumulator does not contain a valid instruction, then `EXD` falls back on the processor’s fault handling for bad instructions (which you needn’t worry about).

For example, from Handout #1 the instruction `ADD 6` (which adds the contents of memory at address six to the accumulator) is encoded as: 0000 1000 0000 0110.

Therefore if the contents of the accumulator are 0000 1000 0000 0110, the `EXD` instruction will interpret the accumulator as an `ADD 6` instruction, and add the contents of memory at address six to the accumulator (now interpreted as the number: 0000 1000 0000 0110 = 2054). So if memory at address six holds the value one, then the accumulator will become 0000 1000 0000 0111. (Which can be interpreted either as the instruction `ADD 7` or the number 2055.)

To simplify writing assembly code, Ben Bitdiddle also augments the EDSACjr’s instruction set with a load instruction, `LD n`. This load simply places the value in memory address n into the accumulator: `ACC ← Mem[n]`. `LD` is encoded as 01011 n; that is, the opcode is 01011.

**Question 1 (5 points):**

When Ben shows his idea to Alyssa P. Hacker, she points out that `EXD` could cause an infinite loop. Provide a specific code sequence that illustrates Alyssa’s point, using `EXD` to loop forever.

```
LD exd
exd: EXD
```
**Question 2 (10 points):**

Ignoring Alyssa’s observation, Ben decided to implement his EXD instruction for the EDSACjr, but he started having trouble figuring out how to use it. Help Ben by writing a series of EDSACjr instructions that will perform an indirect reduced add (that is, the instructions will take a vector of pointers, follow each pointer, and sum up the values stored at the locations in memory that the pointers specify). In C++, this might look something like:

```cpp
int s=0;
for (int i=0; i < 10; i++){
    s += *A[i];
}
```

Fill in the template below with assembly code for this program on the Harvard EDSACjr. You can define memory contents for both the data and instruction memories.

<table>
<thead>
<tr>
<th>Data Mem</th>
<th>Instr Mem</th>
</tr>
</thead>
<tbody>
<tr>
<td>Addr</td>
<td>Data</td>
</tr>
<tr>
<td>A:</td>
<td>120</td>
</tr>
<tr>
<td></td>
<td>107</td>
</tr>
<tr>
<td></td>
<td>122</td>
</tr>
<tr>
<td></td>
<td>130</td>
</tr>
<tr>
<td></td>
<td>151</td>
</tr>
<tr>
<td></td>
<td>112</td>
</tr>
<tr>
<td></td>
<td>132</td>
</tr>
<tr>
<td></td>
<td>109</td>
</tr>
<tr>
<td></td>
<td>140</td>
</tr>
<tr>
<td></td>
<td>117</td>
</tr>
</tbody>
</table>

| s:       | i:        |      |      |
| 0        | 10        |      |      |

<table>
<thead>
<tr>
<th>Address</th>
<th>Data</th>
</tr>
</thead>
<tbody>
<tr>
<td>107:</td>
<td>40</td>
</tr>
<tr>
<td>109:</td>
<td>10</td>
</tr>
<tr>
<td>112:</td>
<td>24</td>
</tr>
<tr>
<td>117:</td>
<td>50</td>
</tr>
<tr>
<td>120:</td>
<td>5</td>
</tr>
<tr>
<td>122:</td>
<td>10</td>
</tr>
<tr>
<td>130:</td>
<td>20</td>
</tr>
<tr>
<td>132:</td>
<td>29</td>
</tr>
<tr>
<td>140:</td>
<td>22</td>
</tr>
<tr>
<td>151:</td>
<td>12</td>
</tr>
</tbody>
</table>

| one:     |      |
| 1        |      |

| ldz:     |      |
| LD 0 (0000 1000 0000 0000) | CLEAR |
| lda:     |      |
| LD A (0000 1 + A) | BGE Loop |

Done: HLT
**Question 3 (15 points):**

Ben is so proud of his EXD instruction that he decides to implement it in MIPS using microprogramming, extending EXD to include a register field \( rs \) and then executing the contents of \( rs \).

First, write register transfer language (i.e. pseudocode like: \( A \leftarrow PC \)) for Ben’s microcoded MIPS implementation of EXD:

\[
\text{IR} \leftarrow \text{Reg}[rs] \\
\text{NOP; dispatch}
\]

Fill in the sheet on the next page with the microcode for EXD. Use don’t cares (*) for fields where it is safe to use don’t cares. The solution should be elegant and efficient (fewest number of new states needed and hardware added). In order to further simplify this problem, ignore the busy signal and assume that the memory is as fast as the register file. You should try to optimize your implementation for minimum number of cycles necessary and for maximum number of don’t-care signals.

Please comment your code clearly. If the pseudocode for a line does not fit in the space provided, or if you have additional comments, you may write in the margins as long as you do it neatly. Make sure that your microcode fetches the next instruction.
Bus-based MIPS architecture for microcoding.
<table>
<thead>
<tr>
<th>State</th>
<th>Pseudocode</th>
<th>Id IR</th>
<th>Reg sel</th>
<th>Reg W</th>
<th>En Reg</th>
<th>ld A</th>
<th>ld B</th>
<th>ALU</th>
<th>En ALU</th>
<th>ld MA</th>
<th>Mem W</th>
<th>En Mem</th>
<th>Ex Sel</th>
<th>En Imm</th>
<th>µBr</th>
<th>Jump target</th>
</tr>
</thead>
<tbody>
<tr>
<td>Fetch0</td>
<td>MA (\leftarrow) PC A (\leftarrow) PC</td>
<td>*</td>
<td>PC</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>*</td>
<td>*</td>
<td>0</td>
<td>1</td>
<td>*</td>
<td>0</td>
<td>*</td>
<td>0</td>
<td>Next</td>
<td>*</td>
</tr>
<tr>
<td>IR (\leftarrow) Mem</td>
<td>1</td>
<td>*</td>
<td>*</td>
<td>0</td>
<td>0</td>
<td>*</td>
<td>*</td>
<td>0</td>
<td>*</td>
<td>0</td>
<td>1</td>
<td>*</td>
<td>0</td>
<td>Next</td>
<td>*</td>
<td></td>
</tr>
<tr>
<td>PC (\leftarrow) A+4 B (\leftarrow) A+4</td>
<td>0</td>
<td>PC</td>
<td>1</td>
<td>1</td>
<td>*</td>
<td>1</td>
<td>A+4</td>
<td>1</td>
<td>*</td>
<td>*</td>
<td>0</td>
<td>*</td>
<td>0</td>
<td>Dispatch</td>
<td>*</td>
<td></td>
</tr>
<tr>
<td>Nop0:</td>
<td>-</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>0</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>0</td>
<td>*</td>
<td>0</td>
<td>*</td>
<td>0</td>
<td>Jump</td>
<td>Fetch0</td>
<td></td>
</tr>
<tr>
<td>EXD:</td>
<td>IR (\leftarrow) Reg[rs]</td>
<td>1</td>
<td>rs</td>
<td>0</td>
<td>1</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>0</td>
<td>*</td>
<td>*</td>
<td>0</td>
<td>*</td>
<td>0</td>
<td>Next</td>
<td>*</td>
</tr>
<tr>
<td>NOP; dispatch</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>0</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>*</td>
<td>0</td>
<td>*</td>
<td>*</td>
<td>Dispatch</td>
<td>*</td>
<td></td>
</tr>
</tbody>
</table>
**Question 4 (10 points):**

Grateful for your help, Ben was nonetheless unhappy with the performance of the microcode. So he decided to implement a pipelined version of EXD. Ben realized that the EXD instruction was in and of itself a control hazard. Help Ben safeguard his pipeline. The diagram below shows the front end of the five-stage pipeline we used in class. A new datapath and mux have been added to move rd1 into the instruction register of the decode stage.

![Diagram of five-stage pipeline with new datapath and mux added to move rd1 into the instruction register of the decode stage.](image)

Your task is to write the new stall signal (stall') and fill in the missing signal, EXDmux. Write your signal in terms of signals (e.g., PC or rd1 or IRd) and feel free to use the old stall signal (stall).

\[
\text{stall'} = \text{stall | Opcode(IRd) == EXD}
\]

\[
\text{EXDmux} = \text{Opcode(IRd) == EXD}
\]
Part B: Write Effective Address Extensions (35 points)

You’ve noticed that many programs execute code similar to the following during loops:

```
LD  R1, 4(R2)
ADD R2, R2, 4
```

Or:

```
ST  R1, 4(R2)
ADD R2, R2, 4
```

You want to optimize your architecture for this common case. You are going to do so by adding “write effective address” variants of the load and store instructions, \texttt{LDWA} and \texttt{STWA}. The semantics of these instructions are that they will perform the normal memory operation (\texttt{LD} or \texttt{ST}) and then write the effective address in the register that indexed into memory (not the register whose contents are read/written to memory). Specifically these instructions do the following:

\texttt{LDWA rs, rt, Imm:}
\begin{itemize}
    \item \texttt{rs} \leftarrow Memory[(rt) + Imm]
    \item \texttt{rt} \leftarrow (rt) + Imm
\end{itemize}

\texttt{STWA rs, rt, Imm:}
\begin{itemize}
    \item Memory[(rt) + Imm] \leftarrow (rs)
    \item \texttt{rt} \leftarrow (rt) + Imm
\end{itemize}

These extensions allow us to rewrite the previous examples as:

```
LDWA R1, R2, 4
```

And:

```
STWA R1, R2, 4
```
**Question 1 (10 points):**

You start with implementing STWA. For the following sequence of instructions and the standard five-stage pipeline (shown above), indicate how each instruction will flow through the pipeline on the following page. Assume full bypassing and stall logic are implemented for your architecture. Use arrows to indicate forwarding and dashes for stalls, as illustrated.
Instructions cannot enter a pipeline stage that other instructions occupy. If an instruction is stalled in fetch, then no subsequent instruction can enter fetch until that instruction has moved to decode.

This solution assumes all forwarding is done during decode, as in lecture. Bypassing from memory to execute can avoid the second stall because R1 is available at that point. This solution is also acceptable if indicated (next page).
<table>
<thead>
<tr>
<th>Instruction</th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
<th>9</th>
<th>10</th>
<th>11</th>
<th>12</th>
</tr>
</thead>
<tbody>
<tr>
<td>LD R1, 0(R2)</td>
<td></td>
<td></td>
<td>F</td>
<td>D</td>
<td>E</td>
<td>M</td>
<td>W</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ADD R3, R1, 10</td>
<td></td>
<td></td>
<td>F</td>
<td>D</td>
<td>-</td>
<td>E</td>
<td>M</td>
<td>W</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LD R4, 0(R3)</td>
<td></td>
<td></td>
<td></td>
<td>F</td>
<td>D</td>
<td></td>
<td>E</td>
<td>M</td>
<td>W</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>STWA, R4, R1, 4</td>
<td></td>
<td></td>
<td></td>
<td>F</td>
<td>D</td>
<td>E</td>
<td>M</td>
<td>W</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>STWA R4, R1, 4</td>
<td></td>
<td></td>
<td></td>
<td>F</td>
<td>D</td>
<td>E</td>
<td>M</td>
<td>W</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ADD R2, R1, R3</td>
<td></td>
<td></td>
<td></td>
<td>F</td>
<td>D</td>
<td>E</td>
<td>M</td>
<td>W</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
**Question 2 (5 points):**

You next want to implement LDWA, and quickly realize that LDWA runs into a structural hazard on the register file. You decide to fix this by adding an extra writeback stage (W2) to your pipelined design as shown above. In one or two sentences, explain what the hazard is and why the additional stage fixes it (assume correct stall logic).

The register file has a single write port, but LDWA writes two registers. Buffering the values to be written in an additional pipeline phase gives us two chances to write the register file per LDWA, but may force the pipeline to stall in writeback if there are multiple LDWAs.
**Question 3 (10 points):**

Assume that the six-stage design above has full bypassing and correct stall logic. Fill in the pipeline for the instructions given below, using arrows and dashes as before.

<table>
<thead>
<tr>
<th>Instruction</th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
<th>9</th>
<th>10</th>
<th>11</th>
<th>12</th>
</tr>
</thead>
<tbody>
<tr>
<td>LD R1, 0(R2)</td>
<td>F</td>
<td>D</td>
<td>E</td>
<td>M</td>
<td>W1</td>
<td>W2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ADD R3, R1, 10</td>
<td>F</td>
<td>D</td>
<td>-</td>
<td>E</td>
<td>M</td>
<td>W1</td>
<td>W2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LDWA R5, R3, 0</td>
<td>F</td>
<td>-</td>
<td>D</td>
<td>E</td>
<td>M</td>
<td>W1</td>
<td>W2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ADD R1, R3, R4</td>
<td>F</td>
<td>D</td>
<td>E</td>
<td>M</td>
<td>W1</td>
<td>W2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LDWA R5, R3, 0</td>
<td>F</td>
<td>D</td>
<td>E</td>
<td>M</td>
<td>-</td>
<td>W1</td>
<td>W2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ADD R1, R5, R0</td>
<td>F</td>
<td>D</td>
<td>-</td>
<td>E</td>
<td>M</td>
<td>W1</td>
<td>W2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Register being written to RF</strong></td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>R1 LD</td>
<td>-</td>
<td>R3 ADD</td>
<td>R5 LDWA</td>
<td>R3 LDWA</td>
<td>R1 ADD</td>
<td>R5 LDWA</td>
<td>R3 LDWA</td>
<td>R1 ADD</td>
</tr>
</tbody>
</table>

Structural hazard on register file causes stalls in writeback (even with extra stage) as LDWA write their registers.
Question 4 (5 points):

Adding a second writeback stage is only one way to fix this structural hazard. An alternative design is to add a second write port to the register file. Quickly sketch the datapath for this design in the diagram above. You do not need to write the stall logic. (Additional signals are: we2, ws2, wd2.)

IRw goes to we2 and ws2 via an independent path. Y is latched again in another register for writeback and written to wd2. Y can also be written directly to the register file, making stage four a combined Memory/ALU Writeback stage, but in this case we2 and ws2 must come from IRw.
**Question 5 (5 points):**

In one or two sentences, explain the tradeoffs between adding an additional pipeline stage vs. adding a write port to the register file. What conditions might favor one or the other design?

Increasing the ports in the register file increases its size quadratically. If the register file is the critical path in the pipeline, this will slow down the processor, and no matter what it increases area and power overheads. On the other hand, if applications commonly stall on the structural hazard due to many LDWAs, it may be worth it to add a write port to the register file. An additional stage can also complicate bypassing and stalling logic, although this is likely to be less expensive than expanding the register file. (The latency of the additional pipeline stage, ignoring stalls, is not a major concern.)
Part C: Caches (25 points)

Your processor has an 8-line level 1 data cache as illustrated below. Suppose that cache lines are 32 bytes (256 bits) and memory addresses are 16 bits, with byte-addressable memory. The cache is indexed by low bits without hashing.

![Diagram of cache]

Question 1 (10 points):

Divide the bits of the address according to how they are used to access the cache (tag, index, offset). Drawn above (letters). Block size is 32 bytes, so there are five offset bits. We have 8 lines in a direct mapped organization (as indicated by diagram), so we need three index bits. The remaining 8 bits constitute the tag.

What exactly is contained in the cache tags? (Include all bits necessary for correct operation of the cache as discussed in lecture.) The tag bits of address and valid and dirty bits (dirty not required since lecture didn’t cover cache writes). Replacement policy bits are not present because the cache is direct mapped.

How many bits in total are needed to implement the level 1 data cache? The cache consists of tag and data arrays, or 8 lines x (256 bytes/block + 10 bits/tag) = 2128 bits.
**Question 2 (5 points):**

Suppose the processor accesses the following data addresses starting with an empty cache:

- 0x0028: 0000 0000 0010 1000 Miss
- 0x102A: 0001 0000 0010 1010 Miss
- 0x9435: 1001 0100 0011 0101 Miss
- 0xEF4: 1110 1111 1111 0100 Miss
- 0xBEEF: 1011 1110 1110 1111 Miss
- 0x4359: 0100 0011 0101 1001 Miss
- 0x01DE: 0000 0001 1101 1110 Miss
- 0x8075: 1000 0000 0111 0101 Miss
- 0x9427: 1001 0100 0010 0111 Hit

What would the level 1 data cache tags look like after this sequence? How many hits would there be in the level 1 data cache? *(Don’t worry about filling in the Data column – we didn’t give you the data!)*

We did not knock off points for not showing status bits, although an exact solution would show which lines were dirty and valid. (Dirty is ambiguous since the problem doesn’t specify whether accesses are reads or writes.)
**Question 3 (10 points):**

Suppose that the level 1 data cache has a hit rate of 40% on your application, an access
time of a single cycle, and a miss penalty to memory of forty cycles. What is the average
memory access time?

\[
\text{AMAT} = \text{hit time} + \text{miss rate} \times \text{miss penalty} \\
= 1 + (1 - 0.4) \times 40 \\
= 25 \text{ cycles}
\]

Or, equivalently:

\[
\text{AMAT} = \text{hit rate} \times \text{hit time} + \text{miss rate} \times \text{miss time} \\
= 0.4 \times 1 + 0.6 \times (1 + 40) \\
= 25 \text{ cycles}
\]

You aren’t happy with your memory performance, so you decide to add a level two
cache. Suppose the level two cache has a hit rate of 50%. What access time must the level
two cache have for this to be a good design (ie, reduce AMAT)?

The L2 lies between the L1 and memory, and is only accessed if the L1 misses. To get to
memory, you therefore need to miss in the L1 \textit{then} miss in the L2 \textit{then} go to memory (all
sequentially).

There are two ways to solve this problem. The first is to realize that if the L2 improves
the system’s average memory access time, then it must improve the AMAT of accesses
into it (ignoring whatever happens at the L1). In other words, each level of the cache
hierarchy can be modeled independently of levels below it. This simplifies the problem to
solving for the L2 access time such that:

\[
\text{L2 AMAT} < \text{Memory time} \\
\text{L2 access time} + \text{L2 miss rate} \times \text{Memory time} < \text{Memory time} \\
\text{L2 access time} + 0.5 \times 40 < 40 \\
\text{L2 access time} < 20
\]

If instead you model the full cache hierarchy, the L2 only sees lines that the miss in the
L1. Thus with an L2, the L1’s miss penalty is the average memory access time of the L2.
So the equation is:

\[
\text{L1 access time} + \text{L1 miss rate} \times \text{L2 AMAT} < \text{L1 access time} + \text{L1 miss rate} \times \text{Memory time} \\
\text{L2 AMAT} < \text{(L1 miss rate} \times \text{Memory time} + \text{L1 access time} – \text{L1 access time}) \div \text{L1 miss rate} \\
\text{L2 AMAT} < \text{Memory time}
\]

Now we are back to the formula we derived first by solving the L2 independently.