Influence of Technology and Software on Instruction Sets: Up to the dawn of IBM 360

Joel Emer
Computer Science and Artificial Intelligence Laboratory
M.I.T.

And then there was IBM 701

IBM 701 -- 30 machines were sold in 1953-54

IBM 650 -- a cheaper, drum based machine, more than 120 were sold in 1954 and there were orders for 750 more!

Users stopped building their own machines.

Why was IBM late getting into computers?

IBM was making too much money!

Even without computers, IBM revenues were doubling every 4 to 5 years in 40's and 50's.

Computers in mid 50's

- Hardware was expensive
- Stores were small (1000 words)
 - ⇒ No resident system-software!
- Memory access time was 10 to 50 times slower than the processor cycle
 - ⇒ Instruction execution time was totally dominated by the memory reference time.
- The ability to design complex control circuits to execute an instruction was the central design concern as opposed to the speed of decoding or an ALU operation
- Programmer's view of the machine was inseparable from the actual hardware implementation

Accumulator-based computing



- Single Accumulator
 - Calculator design carried over to computers

Why?

Registers expensive

The Earliest Instruction Sets

Burks, Goldstein & von Neumann ~1946

LOAD STORE	X X	$AC \leftarrow M[x]$ $M[x] \leftarrow (AC)$
ADD SUB	X X	$AC \leftarrow (AC) + M[x]$
MUL DIV	X X	Involved a quotient register
SHIFT LEFT SHIFT RIGHT		AC ← 2 × (AC)
JUMP JGE	X X	$PC \leftarrow x$ if $(AC) \ge 0$ then $PC \leftarrow x$
LOAD ADR STORE ADR	X X	$AC \leftarrow Extract \ address \ field(M[x])$

Typically less than 2 dozen instructions!

Programming: Single Accumulator Machine

Problem

C_{i}	$\leftarrow A_i + B_i$	$1 \le i \le n$	Α			
			D			
LOOP	LOAD JGE	N DONE	В			
	ADD	ONE	6			
F1	STORE LOAD	N A	С			
F2	ADD	В				
F3	STORE JUMP	C LOOP	N	-n		
DONE	HLT	LOOP	ONE	1		
roblem?						
How to modify the addresses A, B and C?						

Sanchez & Emer February11, 2015

Self-Modifying Code

LOOP	LOAD JGE	N DONE
	ADD	ONE
	STORE	N
F1	LOAD	Α
F2	ADD	В
F3	STORE	C
	LOAD ADR	F1
	ADD	ONE
	STORE ADR	F1
modify the	LOAD ADR	F2
program	ADD	ONE
for the next	STORE ADR	F2
iteration	LOAD ADR	F3

ADD

JUMP

HLT

DONE

STORE ADR

 $C_i \leftarrow A_i + B_i, 1 \le i \le n$

Each iteration involves total book- keeping				
instruction fetches	17	14		
operand fetches	10	8		
stores	5	4		

Most of the executed instructions are for book keeping!


Sanchez & Emer February 11, 2015

ONE

LOOP

Processor-Memory Bottleneck: **Early Solutions**

- Indexing capability
 - to reduce book keeping instructions
- Fast local storage in the processor
 - 8-16 registers as opposed to one accumulator
 - to save on loads/stores
- Complex instructions
 - to reduce instruction fetches
- Compact instructions
 - implicit address bits for operands
 - to reduce instruction fetch cost



Sanchez & Emer February 11, 2015

Index Registers

Tom Kilburn, Manchester University, mid 50's

One or more specialized registers to simplify address calculation

Modify existing instructions


LOAD
$$x$$
, IX $AC \leftarrow M[x + (IX)]$
ADD x , IX $AC \leftarrow (AC) + M[x + (IX)]$

Add new instructions to manipulate index registers

JZi x, IX if
$$(IX)=0$$
 then $PC \leftarrow x$ else $IX \leftarrow (IX) + 1$ LOADi x, IX $IX \leftarrow M[x]$ (truncated to fit IX)

Index registers have accumulator-like characteristics

Using Index Registers



- Program does not modify itself
- Efficiency has improved dramatically (ops / iter)

	with index regs	without index regs
instruction fetch	5(2)	17 (14)
operand fetch	2	10 (8)
store	1	5 (4)

- Costs?
- Complex control
- Index register computations (ALU-like circuitry)
- 1 to 2 bits longer Instructions

Operations on Index Registers

To increment index register by k

$$AC \leftarrow (IX)$$
 new instruction

$$AC \leftarrow (AC) + k$$

$$IX \leftarrow (AC)$$
 new instruction

also the AC must be saved and restored

It may be better to increment IX directly INCi k, IX $IX \leftarrow (IX) + k$

More instructions to manipulate index register

STOREi x, IX
$$M[x] \leftarrow (IX)$$
 (extended to fit a word)


. . .

IX begins to look like an accumulator

⇒ several index registers several accumulators

⇒ General Purpose Registers

Support for Subroutine Calls




A special subroutine jump instruction

A: JSR F

 $M[F] \leftarrow A + 1$ and jump to F + 1

Indirect Addressing and Subroutine Calls




Problems? ⇒ *recursive procedure calls*

Recursive Procedure Calls and Reentrant Codes

Indirect Addressing through a register LOAD R_1 , (R_2)

Load register R₁ with the contents of the word whose address is contained in register R₂



Evolution of Addressing Modes

1. Single accumulator, absolute address

2. Single accumulator, index registers

3. Indirection

4. Multiple accumulators, index registers, indirection

or

LOAD R, IX, (x) the meaning?

$$R \leftarrow M[M[x] + (IX)]$$

or
$$R \leftarrow M[M[x + (IX)]]$$

5. Indirect through registers

LOAD
$$R_1$$
, (R_1)

6. The works

LOAD
$$R_I$$
, R_J , (R_K)

$$R_1 = index$$
, $R_K = base addr$

Sanchez & Emer February 11, 2015

Variety of Instruction Formats

 Three address formats: One destination and up to two operand sources per instruction

$$\begin{array}{ll} \text{(Reg op Reg) to Reg} & \text{R}_{\text{I}} \leftarrow (\text{R}_{\text{J}}) \text{ op } (\text{R}_{\text{K}}) \\ \text{(Reg op Mem) to Reg} & \text{R}_{\text{I}} \leftarrow (\text{R}_{\text{J}}) \text{ op } \text{M}[\text{x}] \end{array}$$

- x can be specified directly or via a register
- effective address calculation for x could include indexing, indirection, ...
- Two address formats: the destination is same as one of the operand sources

(Reg op Reg) to Reg
$$R_I \leftarrow (R_I)$$
 op (R_J) (Reg op Mem) to Reg $R_I \leftarrow (R_I)$ op $M[x]$

Memory

More Instruction Formats

- One address formats: Accumulator machines
 - Accumulator is always other implicit operand
- Zero address formats: operands on a stack

 Register

```
add M[sp-1] \leftarrow M[sp] + M[sp-1]
load M[sp] \leftarrow M[M[sp]]
```

Stack can be in registers or in memoryusually top of stack cached in registers

Many different formats are possible!

SP

Data Formats and Memory Addresses

Data formats:

Bytes, Half words, words and double words

Some issues

Byte addressing

Big Endian vs. Little Endian

0	1	2	3
3	2	1	0

Word alignment

Suppose the memory is organized in 32-bit words. Can a word address begin only at 0, 4, 8,?

0 1 2 3 4 5 6 7		-	***********************************	**************************************	
	0	1	::::::::::::::::::::::::::::::::::::::		6 7

Some Tradeoffs

 Should all addressing modes be provided for every operand?

⇒ regular vs. irregular instruction formats


- Separate instructions to manipulate
 Accumulators, Index registers, Base registers
 - ⇒ large number of instructions
- Instructions contained implicit memory references -- several contained more than one

⇒ very complex control

Great variety of instruction sets

The first definition of the Instruction Set Abstraction: IBM 360

The IBM 650 (1953-4)



Programmer's view of a machine: IBM 650

A drum machine with 44 instructions

Instruction: 60 1234 1009

- "Load the contents of location 1234 into the distribution; put it also into the upper accumulator; set lower accumulator to zero; and then go to location 1009 for the next instruction."
- Programmer's view of the machine was inseparable from the actual hardware implementation
- Good programmers optimized the placement of instructions on the drum to reduce latency!

Compatibility Problem at IBM

By early 60's, IBM had 4 incompatible lines of computers!

```
701 \rightarrow 7094
650 \rightarrow 7074
702 \rightarrow 7080
1401 \rightarrow 7010
```

Each system had its own

- Instruction set
- I/O system and Secondary Storage: magnetic tapes, drums and disks
- assemblers, compilers, libraries,...
- market niche business, scientific, real time, ...

⇒ IBM 360

IBM 360: Design Premises Amdahl, Blaauw and Brooks, 1964

The design must lend itself to growth and successor machines

- General method for connecting I/O devices
- Total performance answers per month rather than bits per microsecond ⇒ programming aids
- Machine must be capable of supervising itself without manual intervention
- Built-in hardware fault checking and locating aids to reduce down time
- Simple to assemble systems with redundant I/O devices, memories etc. for fault tolerance
- Some problems required floating point words larger than 36 bits

Processor State and Data Types

The information held in the processor at the end of an instruction to provide the processing context for the next instruction.

Program Counter, Accumulator, . . .

- The information held in the processor will be interpreted as having data types manipulated by the instructions.
- If the processing of an instruction can be interrupted then the *hardware* must save and restore the state in a transparent manner

Programmer's machine model is a contract between the hardware and software

Instruction set

The control for changing the information held in the processor are specified by the instructions available in the instruction set architecture or ISA.

Some things an ISA must specify:

- A way to reference registers and memory
- The computational operations available
- How to control the sequence of instructions
- A binary representation for all of the above

ISA must satisfy the needs of the software:
- assembler, compiler, OS, VM

IBM 360: A General-Purpose Register (GPR) Machine

Processor State


- 16 General-Purpose 32-bit Registers
 - may be used as index and base register
 - Register 0 has some special properties
- 4 Floating Point 64-bit Registers
- A Program Status Word (PSW)
 - PC, Condition codes, Control flags

Data Formats

- 8-bit bytes, 16-bit half-words, 32-bit words, 64-bit double-words
- 24-bit addresses
- A 32-bit machine with 24-bit addresses

No instruction contains a 24-bit address!

IBM 360: Some Addressing Modes



12-bit displacement (D) to a base register (B) and an Index register (X), if desired

The most common formats for arithmetic & logic instructions, as well as Load and Store instructions

IBM 360: Character String Operations

8	8	4	12	4	12
opcode	length	B1	D1	B2	D2

SS format: store to store instructions

$$M[(B1) + D1] \leftarrow M[(B1) + D1]$$
 op $M[(B2) + D2]$ iterate "length" times

Most operations on decimal and character strings use this format

MVC move characters

MP multiply two packed decimal strings

CLC compare two character strings

. . .

Multiple memory operations per instruction complicates exception & interrupt handling

IBM 360: Branches & Condition Codes

- Arithmetic and logic instructions set condition codes
 - equal to zero
 - greater than zero
 - overflow
 - carry...
- I/O instructions also set condition codes
 - channel busy
- Conditional branch instructions are based on testing condition code registers (CC's)
 - RX and RR formats
 - BC_ branch conditionally
 - BAL_ branch and link, i.e., R15 \leftarrow (PC)+1

for subroutine calls

⇒ CC's must be part of the PSW

IBM 360: Precise Interrupts

- IBM 360 ISA (Instruction Set Architecture) preserves sequential execution model
- Programmers view of machine was that each instruction either completed or signaled a fault before the next instruction began execution
- Exception/interrupt behavior identical across family of implementations

IBM 360: Initial Implementations (1964)


Model 30 Model 70 256K - 512 KB Memory Capacity 8K - 64 KB Memory Cycle $2.0 \mu s$ 1.0µs Datapath 8-bit 64-bit Circuit Delay 30 nsec/level 5 nsec/level Registers in Main Store in Transistor Control Store Read only 1µsec Dedicated circuits

- Six implementations (Models, 30, 40, 50, 60, 62, 70)
- 50X performance difference cross models
- ISA completely hid the underlying technological differences between various models.

With minor modifications, IBM 360 ISA is still in use

IBM 360: Forty-Six years later... zEnterprise196 Microprocessor

- 1.4 billion transistors, Quad core design
- Up to 96 cores (80 visible to OS) in one multichip module
- 5.2 GHz, IBM 45nm SOI CMOS technology
- 64-bit virtual addressing
 - original 360 was 24-bit; 370 was a 31-bit extension
- Superscalar, out-of-order
 - Up to 72 instructions in flight
- Variable length instruction pipeline: 15-17 stages
- Each core has 2 integer units, 2 load-store units and 2 floating point units
- 8K-entry Branch Target Buffer
 - Very large buffer to support commercial workload
- Four Levels of caches:
 - 64KB L1 I-cache, 128KB L1 D-cache
 - 1.5MB L2 cache per core
 - 24MB shared on-chip L3 cache
 - 192MB shared off-chip L4 cache



[September 2010]

Instruction Set Architecture (ISA) versus Implementation

ISA is the hardware/software interface

- Defines set of programmer visible state
- Defines data types
- Defines instruction semantics (operations, sequencing)
- Defines instruction format (bit encoding)
- Examples: MIPS, Alpha, x86, IBM 360, VAX, ARM, JVM

Many possible implementations of one ISA

- 360 implementations: model 30 (c. 1964), zEnterprise196 (c. 2010)
- x86 implementations: 8086 (c. 1978), 80186, 286, 386, 486, Pentium, Pentium Pro, Pentium-4, Core i7, AMD Athlon, AMD Opteron, Transmeta Crusoe, SoftPC
- MIPS implementations: R2000, R4000, R10000, ...
- JVM: HotSpot, PicoJava, ARM Jazelle, ...

Next lecture:

Implementing an ISA