
On-Chip Networks I: Topology/Flow Control

Daniel Sanchez Computer Science & Artificial Intelligence Lab M.I.T.


http://www.csg.csail.mit.edu/6.823

Sanchez & Emer




April 1, 2015


Sanchez & Emer




• Since 2005, improvements in system performance mainly due to increasing cores/chip



- Since 2005, improvements in system performance mainly due to increasing cores/chip
- Why?




- Since 2005, improvements in system performance mainly due to increasing cores/chip
- Why? Limited instruction-level parallelism



- Since 2005, improvements in system performance mainly due to increasing cores/chip
- Why? Limited instruction-level parallelism Technology scaling

 Moore's law + Dennard scaling: Each generation (e.g., 90→65nm),




$$P = P_{dyn} + P_{leak}$$
$$P_{dyn} = \frac{1}{2}CV^2 f$$

$$P_{leak} = V \quad I_{leak} << P_{dyn}$$

[Adapted from "Advacing Systems Without Technology Progress" outbrief of DARPA/ISAT Workshop, 2012]

 Moore's law + Dennard scaling: Each generation (e.g., 90→65nm),




$$P = P_{dyn} + P_{leak}$$

$$P_{dyn} = \frac{1}{2}CV^2 f$$

$$P_{leak} = V \quad I_{leak} << P_{dyn}$$

[Adapted from "Advacing Systems Without Technology Progress" outbrief of DARPA/ISAT Workshop, 2012]

 Moore's law + Dennard scaling: Each generation (e.g., 90→65nm),




$$P = P_{dyn} + P_{leak}$$

$$P_{dyn} = \frac{1}{2}CV^2f$$


$$P_{leak} = V \ I_{leak} << P_{dyn}$$

[Adapted from "Advacing Systems Without Technology Progress" outbrief of DARPA/ISAT Workshop, 2012]

 Moore's law + Dennard scaling: Each generation (e.g., 90→65nm),



 Moore's law + Dennard scaling: Each generation (e.g., 90→65nm),




April 1, 2015

Sanchez & Emer

L15-3


Current CMOS Scaling


 Frequency and supply voltage scaling are mostly exhausted




April 1, 2015


Sanchez & Emer





Performance







Performance

April 1, 2015

Sanchez & Emer



What factors may limit multicore performance?




What factors may limit multicore performance? Limited application parallelism

April 1, 2015


Sanchez & Emer

L15-5



What factors may limit multicore performance?

Limited application parallelism Memory accesses and inter-core communication



Performance

What factors may limit multicore performance?


Limited application parallelism Memory accesses and inter-core communication Programming complexity

Amdahl's Law

- Speedup = time_{without enhancement} / time_{with enhancement}
- Suppose an enhancement speeds up a fraction f of a task by a factor of S

$$time_{new} = time_{old} \cdot ((1-f) + f/S)$$

$$S_{overall} = 1 / ((1-f) + f/S)$$




Amdahl's Law

- Speedup = time_{without enhancement} / time_{with enhancement}
- Suppose an enhancement speeds up a fraction f of a task by a factor of S

$$time_{new} = time_{old} \cdot ((1-f) + f/S)$$

$$S_{overall} = 1 / ((1-f) + f/S)$$



Corollary: Make the common case fast

- Say you write a program that can do 90% of the work in parallel, but the other 10% is sequential
- What is the maximum speedup you can get by running on a multicore machine?

- Say you write a program that can do 90% of the work in parallel, but the other 10% is sequential
- What is the maximum speedup you can get by running on a multicore machine?

$$S_{overall} = 1 / ((1-f) + f/S)$$

- Say you write a program that can do 90% of the work in parallel, but the other 10% is sequential
- What is the maximum speedup you can get by running on a multicore machine?

$$S_{overall} = 1 / ((1-f) + f/S)$$

$$f = 0.9, S = \infty \rightarrow S_{overall} = 10$$

- Say you write a program that can do 90% of the work in parallel, but the other 10% is sequential
- What is the maximum speedup you can get by running on a multicore machine?

$$S_{overall} = 1 / ((1-f) + f/S)$$

$$f = 0.9, S = \infty \rightarrow S_{overall} = 10$$

What **f** do you need to use a 1000-core machine well?


On-Chip Networks

http://www.csg.csail.mit.edu/6.823


Sanchez & Emer

History: From interconnection networks to on-chip networks


Box-to-box networks



Board-to-board networks



Chip-to-chip networks



On-chip networks




Multi-Chip: Supercomputers, Data Centers, Internet Routers, Servers On-Chip: Servers, Laptops, Phones, HDTVs, Access routers

April 1, 2015

Sanchez & Emer

History: From interconnection networks to on-chip networks



Focus on on-chip networks connecting caches in shared memory processors


Multi-Chip: Supercomputers, Data Centers, Internet Routers, Servers On-Chip: Servers, Laptops, Phones, HDTVs, Access routers

April 1, 2015

Sanchez & Emer

L15-9


What's an on-chip network?



L15-10

April 1, 2015

What's an on-chip network?



It transports cache coherence messages and cache lines between processor cores


holds a copy of address A in its \$


Topology

April 1, 2015


Sanchez & Emer

L15-11







Topology




Topology




Topology




Topology




Topology




- Topology
- Flow control




- Topology
- Flow control



- Topology
- Flow control



- Topology
- Flow control
- Router microarchitecture
- Routing



- Topology
- Flow control
- Router microarchitecture
- Routing

Interconnection Network Architecture


- *Topology*: How to connect the nodes up? (processors, memories, router line cards, ...)
- *Routing*: Which path should a message take?
- *Flow control*: How is the message actually forwarded from source to destination?
- *Router microarchitecture*: How to build the routers?
- *Link microarchitecture*: How to build the links?

Topology

http://www.csg.csail.mit.edu/6.823

Sanchez & Emer

- *Routing Distance* number of links on route
- *Diameter* maximum routing distance
- Average Distance
- A network is *partitioned* by a set of links if their removal disconnects the graph
- Bisection Bandwidth is the bandwidth crossing a minimal cut that divides the network in half



L in ear Array

Torus

Torus arranged to use short wires

Route A -> B given by relative address R = B-A

Linear Array Ring (1-D Torus)


Diameter?

Average distance?

Bisection bandwidth?

• Torus Examples:

- FDDI, SCI, FiberChannel Arbitrated Loop, Intel Xeon



L in ear Array

Torus

Torus arranged to use short wires

Route A -> B given by relative address R = B-A


Linear Array Ring (1-D Torus) N-1

Average distance?

- Bisection bandwidth?
- Torus Examples:

Diameter?

- FDDI, SCI, FiberChannel Arbitrated Loop, Intel Xeon



L in ear Array


Torus

Torus arranged to use short wires

Route A -> B given by relative address R = B-A

Linear Array Ring (1-D Torus) Diameter? N-1 Average distance? N/3-1/(3N) Bisection bandwidth? • Torus Examples:

- FDDI, SCI, FiberChannel Arbitrated Loop, Intel Xeon



L in ear Array


Torus

Torus arranged to use short wires

Route A -> B given by relative address R = B-A

Linear Array Ring (1-D Torus) Diameter? N-1 Average distance? N/3-1/(3N) Bisection bandwidth? 1 • Torus Examples:

- FDDI, SCI, FiberChannel Arbitrated Loop, Intel Xeon



L in ear Array


Torus

Torus arranged to use short wires

Route A -> B given by relative address R = B-A

Linear Array Ring (1-D Torus) Diameter? N-1 N/2 (if even N) Average distance? N/3-1/(3N) Bisection bandwidth? 1

- Torus Examples:
 - FDDI, SCI, FiberChannel Arbitrated Loop, Intel Xeon



L in e ar Array


Torus

Torus arranged to use short wires

Route A -> B given by relative address R = B-A

	Linear Array	Ring (1-D Torus)
Diameter?	N-1	N/2 (if even N)
Average distance?	N/3-1/(3N)	N/4 (if even N)
Bisection bandwidt	:h? 1	

- Torus Examples:
 - FDDI, SCI, FiberChannel Arbitrated Loop, Intel Xeon



L in ear Array

Torus


Torus arranged to use short wires

Route A -> B given by relative address R = B-A

Linear Array	Ring (1-D Torus)
N-1	N/2 (if even N)
N/3-1/(3N)	N/4 (if even N)
th? 1	2
	N-1

- Torus Examples:
 - FDDI, SCI, FiberChannel Arbitrated Loop, Intel Xeon

Multidimensional Meshes and Tori



- *d*-dimensional array
 - $-n = k_{d-1} \times \dots \times k_0$ nodes
 - described by *d*-vector of coordinates $(i_{d-1}, ..., i_0)$
- *d*-dimensional *k*-ary mesh: $N = k^d$

 $-\mathbf{k} = d\sqrt{N}$

described by *d*-vector of radix k coordinate


• *d*-dimensional *k*-ary torus (or *k*-ary *d*-cube)

Routing & Flow Control Overview

http://www.csg.csail.mit.edu/6.823

Sanchez & Emer

Messages, Packets, Flits, Phits



Packet: Basic unit of routing and sequencing


- Limited size (e.g. 64 bits - 64 KB)

Flit (flow control digit): Basic unit of bandwidth/storage allocation

- All flits in packet follow the same path

Phit (physical transfer digit): data transferred in single clock April 1, 2015 Sanchez & Emer

Messages, Packets, Flits, Phits



Packet: Basic unit of routing and sequencing

- Limited size (e.g. 64 bits – 64 KB)

For variable packet sizes

Flit (flow control digit): Basic unit of bandwidth/storage allocation

- All flits in packet follow the same path

Phit (physical transfer digit): data transferred in single clock April 1, 2015 Sanchez & Emer

Routing vs Flow Control

- Routing algorithm chooses path that packets should follow to get from source to destination
- Flow control schemes allocate resources (buffers, links, control state) to packets traversing the network

- Our approach: Bottom-up
 - Today: Flow control, assuming routes are set
 - Next lecture: Routing algorithms

Properties of Routing Algorithms

- Deterministic/Oblivious
 - Route determined by (source, dest), not intermediate state (i.e. traffic)
- Adaptive
 - Route influenced by traffic along the way
- Minimal
 - Only selects shortest paths
- Deadlock-free
 - No traffic pattern can lead to a situation where no packets move forward


(more in next lecture)

Flow Control

http://www.csg.csail.mit.edu/6.823

Sanchez & Emer

Contention



- Two packets trying to use the same link at the same time
 Limited or no buffering
- Problem arises because we are sharing resources
 Sharing bandwidth and buffering

Flow Control Protocols

- Bufferless
 - Circuit switching
 - Dropping
 - Misrouting
- Buffered
 - Store-and-forward
 - Virtual cut-through
 - Wormhole
 - Virtual-channel


Flow Control Protocols

- Bufferless
 - Circuit switching
 - Dropping
 - Misrouting
- Buffered
 - Store-and-forward
 - Virtual cut-through
 - Wormhole
 - Virtual-channel

Complexity & Efficiency


Circuit Switching

- Form a circuit from source to dest
- Probe to set up path through network
- Reserve all links
- Data sent through links
- Bufferless




0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 Cycle


- Why is this good?
- Why is it not?




- Why is this good?
- Why is it not?



- Why is this good?
- Why is it not?




- Why is this good?
- Why is it not?



• Why is this good?

Simple to implement


• Why is it not?



- Why is this good? Simple to implement
- Why is it not? Wasteful, increased 3X latency for short packets


Speculative Flow Control: Dropping


- If two things arrive and I don't have resources, drop one of them
- Flow control protocol on the Internet





Speculative Flow Control: Dropping


- If two things arrive and I don't have resources, drop one of them
- Flow control protocol on the Internet











Poor tradeoff of traffic and buffering

 If only one message can enter the network at each node, and one message can exit the network at each node, the network can never be congested. Right?

 If only one message can enter the network at each node, and one message can exit the network at each node, the network can never be congested. Right?

Wrong! Multiple hops cause congestion

 If only one message can enter the network at each node, and one message can exit the network at each node, the network can never be congested. Right?

Wrong! Multiple hops cause congestion

- Philosophy behind misrouting: intentionally route away from congestion
- No need for buffering

 If only one message can enter the network at each node, and one message can exit the network at each node, the network can never be congested. Right?


Wrong! Multiple hops cause congestion

- Philosophy behind misrouting: intentionally route away from congestion
- No need for buffering

 If only one message can enter the network at each node, and one message can exit the network at each node, the network can never be congested. Right?

Wrong! Multiple hops cause congestion


- Philosophy behind misrouting: intentionally route away from congestion
- No need for buffering



 If only one message can enter the network at each node, and one message can exit the network at each node, the network can never be congested. Right?

Wrong! Multiple hops cause congestion


- Philosophy behind misrouting: intentionally route away from congestion
- No need for buffering



 If only one message can enter the network at each node, and one message can exit the network at each node, the network can never be congested. Right?

Wrong! Multiple hops cause congestion


- Philosophy behind misrouting: intentionally route away from congestion
- No need for buffering



 If only one message can enter the network at each node, and one message can exit the network at each node, the network can never be congested. Right?

Wrong! Multiple hops cause congestion


- Philosophy behind misrouting: intentionally route away from congestion
- No need for buffering
- Problems?



 If only one message can enter the network at each node, and one message can exit the network at each node, the network can never be congested. Right?

Wrong! Multiple hops cause congestion


 Philosophy behind misrouting: intentionally route away from congestion



- No need for buffering
- Problems?

Livelock: need to guarantee that progress is made

Buffered Routing



- Link-level flow control:
 - Given that you can't drop packets, how to manage the buffers?
 When can you send stuff forward, when not?
- Metrics of interest:
 - Throughput/Latency
 - Buffer utilization (turnaround time)

- Naïve stall-based (on/off):
 - Can source send or not?

- Naïve stall-based (on/off):
 Can source send or not?
- Sophisticated stall-based (credit-based):
 How many flits can be sent to the next node?

- Naïve stall-based (on/off):
 Can source send or not?
- Sophisticated stall-based (credit-based):
 How many flits can be sent to the next node?
- Speculative (ack/nack):
 - Guess can always send, but keep copy
 - Resolve if send was successful (ack/nack)
 - On ack drop copy
 - On nack resend

Store-and-Forward (packetbased, no flits)


• Strategy:

 Make intermediate stops and wait until the entire packet has arrived before you move on

• Advantage:


– Other packets can use intermediate links

Time-space View: Store-and-Forward



- Buffering allows packet to wait for channel
- Drawback?


Time-space View: Store-and-Forward



Could be allocated at a much later time without packet dropping

- Buffering allows packet to wait for channel
- Drawback?

Time-space View: Store-and-Forward




Could be allocated at a much later time without packet dropping


- Buffering allows packet to wait for channel
- Drawback? Serialization latency experienced at each hop/channel

Virtual Cut-through (packet-based)


- Why wait till entire message has arrived at each intermediate stop?
- The head flit of the packet can dash off first
- When the head gets blocked, whole packet gets blocked at one intermediate node
- Used in Alpha 21364




• Advantages?



• Advantages?



Advantages?
 Lower latency



Advantages?
 Lower latency

• Disadvantages?


Buffers allocated in packets → large buffers & low utilization

Channels allocated in packets → unfairness & low utilization

Flit-Buffer Flow Control: Wormhole


- When a packet blocks, just block wherever the pieces (flits) of the message are at that time.
- Operates like cut-through but with channel and buffers allocated to flits rather than packets
 - Channel state (virtual channel) allocated to packet so body flits can follow head flit

Time-space View: Wormhole



- Advantages?
- Disadvantages?


Time-space View: Wormhole



- Advantages?
- Disadvantages?

Smaller amount of buffer space required

Time-space View: Wormhole




- Advantages?
- Disadvantages?

Smaller amount of buffer space required May block a channel mid-packet, another packet cannot use bandwidth

Virtual-Channel (VC) Flow Control


- When a message blocks, instead of holding on to links so others can't use them, hold on to virtual links
- Multiple queues in buffer storage
 Lanes on the highway
- Virtual channel can be thought of as channel state and flit buffers

Time-space View: Virtual-Channel



- Advantages?
- Disadvantages?


Time-space View: Virtual-Channel



Advantages?

Significantly reduces blocking

Time-space View: Virtual-Channel



- Advantages?
- Disadvantages?

Significantly reduces blocking

More complex router, fair VC allocation required

Sanchez & Emer

Next Time:

Router (Switch) Microarchitecture Routing Algorithms

http://www.csg.csail.mit.edu/6.823

Sanchez & Emer