## Vector Computers

## Joel Emer <br> Computer Science \& Artificial Intelligence Lab M.I.T.

## Supercomputers

Definition of a supercomputer:

- Fastest machine in world at given task
- A device to turn a compute-bound problem into an I/O bound problem
- Any machine costing $\$ 30 \mathrm{M}+$
- Any machine designed by Seymour Cray

CDC6600 (Cray, 1964) regarded as first supercomputer

## Supercomputer Applications

Typical application areas

- Military research (nuclear weapons, cryptography)
- Scientific research
- Weather forecasting
- Oil exploration
- Industrial design (car crash simulation)
- Bioinformatics
- Cryptography

All involve huge computations on large data sets
In 70s-80s, Supercomputer $\equiv$ Vector Machine

## Loop Unrolled Code Schedule

loop: Id f1, 0(r1)<br>Id f2, 8(r1)<br>Id f3, 16(r1)<br>Id f4, 24(r1)<br>add r1, 32<br>fadd f5, f0, f1<br>fadd f6, f0, f2<br>fadd f7, f0, f3<br>fadd f8, f0, f4<br>sd f5, 0(r2)<br>sd f6, 8(r2)<br>sd f7, 16(r2)<br>sd f8, 24(r2)<br>add $\mathrm{r} 2,32$<br>bne r1, r3, loop

| loop: | Int1 | Int 2 | M1 | M2 | FP+ | FPx |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | ld f1 |  |  |  |
|  |  |  | ld f2 |  |  |  |
|  |  |  | Id f3 |  |  |  |
|  | add r1 |  | ld f4 |  | fadd f5 |  |
|  |  |  |  |  | fadd f6 |  |
|  |  |  |  |  | fadd f7 |  |
|  |  |  |  |  | fadd f8 |  |
|  |  |  | sd f5 |  |  |  |
|  |  |  | sd f6 |  |  |  |
|  |  |  | sd f7 |  |  |  |
|  | add r2 | bne | sd f8 |  |  |  |
|  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |

## Vector Supercomputers

## Epitomized by Cray-1, 1976:

- Scalar Unit
- Load/Store Architecture
- Vector Extension
- Vector Registers
- Vector Instructions
- Implementation
- Hardwired Control
- Highly Pipelined Functional Units
- No Data Caches
- Interleaved Memory System
- No Virtual Memory


## Cray-1 (1976)



## Cray-1 (1976)



## Vector Programming Model

Scalar Registers r15


Vector Length Register $\square$ VLR
Vector Arithmetic Instructions

ADDV v3, v1, v2


## Vector Programming Model



## Compiler-based Vectorization



Scalar code
for (i=0; i<N; i++)

$$
C[i]=A[i]+B[i] ;
$$

Compiler recognizes independent operations with loop dependence analysis


Vector code

## Vector Code Example

| $\begin{aligned} & \text { \# C code } \\ & \text { for }(i=0 ; i<64 ; i++) \\ & \quad C[i]=A[i]+B[i] ; \end{aligned}$ | \# Scalar Code <br> LI R4, 64 loop: <br> L.D FO, 0 (R1) <br> L.D F2, 0 (R2) <br> ADD.D F4, F2, F0 <br> S.D F4, 0 (R3) <br> DADDIU R1, 8 <br> DADDIU R2, 8 <br> DADDIU R3, 8 <br> DSUBIU R4, 1 <br> BNEZ R4, loop | ```\# Vector Code \\ LI VLR, 64 \\ LV V1, R1 \\ LV V2, R2 \\ ADDV.D V3, V1, V2 SV V3, R3``` |
| :---: | :---: | :---: |

## Vector ISA Attributes

- Compact
- one short instruction encodes N operations
- many implicit bookkeeping/control operations
- Expressive, tells hardware that these N operations:
- are independent
- use the same functional unit
- access disjoint registers
- access registers in same pattern as previous instructions
- access a contiguous block of memory (unit-stride load/store)
- access memory in a known pattern (strided load/store)


## Vector ISA Hardware Implications

- Large amount of work per instruction
-> Less instruction fetch bandwidth requirements
-> Allows simplified instruction fetch design
- Implicit bookkeeping operations
-> Bookkeeping can run in parallel with main compute
- Disjoint vector element accesses
-> Banked rather than multi-ported register files
- No data dependence within a vector
-> Amenable to deeply pipelined/parallel designs
- Known regular memory access pattern
-> Allows for banked memory for higher bandwidth


## Vector Arithmetic Execution

- Use deep pipeline (=> fast clock) to execute element operations
- Simplifies control of deep pipeline because elements in vector are independent (=> no hazards!)



## Vector Instruction Execution

## ADDV C,A,B

## Execution using one pipelined functional unit

| $\mathrm{A}[6]$ | $\mathrm{B}[6]$ | $\mathrm{A}[24]$ | $\mathrm{B}[24]$ | $\mathrm{A}[25]$ | $\mathrm{B}[25]$ | $\mathrm{A}[26]$ | $\mathrm{B}[26]$ | $\mathrm{A}[27]$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\mathrm{A}[5]$ | $\mathrm{B}[5]$ | $\mathrm{A}[20]$ | $\mathrm{B}[20]$ | $\mathrm{A}[21]$ | $\mathrm{B}[21]$ | $\mathrm{A}[22]$ | $\mathrm{B}[22]$ | $\mathrm{A}[23]$ |
| $\mathrm{B}[23]$ |  |  |  |  |  |  |  |  |
| $\mathrm{A}[4]$ | $\mathrm{B}[4]$ | $\mathrm{A}[16]$ | $\mathrm{B}[16]$ | $\mathrm{A}[17]$ | $\mathrm{B}[17]$ | $\mathrm{A}[18]$ | $\mathrm{B}[18]$ | $\mathrm{A}[19]$ |
| $\mathrm{A}[19]$ |  |  |  |  |  |  |  |  |
| $\mathrm{A}[3]$ | $\mathrm{B}[3]$ | $\mathrm{A}[12]$ | $\mathrm{B}[12]$ | $\mathrm{A}[13]$ | $\mathrm{B}[13]$ | $\mathrm{A}[14]$ | $\mathrm{B}[14]$ | $\mathrm{A}[15]$ |
| $\mathrm{B}[15]$ |  |  |  |  |  |  |  |  |



## Vector Unit Structure



## Vector Instruction Parallelism

Can overlap execution of multiple vector instructions

- example machine has 32 elements per vector register and 8 lanes


Complete 24 operations/cycle while issuing 1 short instruction/cycle

## Vector Chaining

Problem: Long latency for RAW register dependencies


- Vector version of register bypassing
- introduced with Cray-1


## Vector Chaining Advantage

- Without chaining, must wait for last element of result to be written before starting dependent instruction

- With chaining, can start dependent instruction as soon as first result appears



## Vector Memory System

Cray-1, 16 banks, 4 cycle bank busy time, 12 cycle latency

- Bank busy time: Cycles between accesses to same bank
- Allows 16 parallel accesses (if data in different banks)



## Vector Stripmining

Problem: Vector registers have finite length
Solution: Break loops into pieces that fit in registers, "Stripmining"


```
ANDI R1, N, 63 # N mod 64
MTC1 VLR, R1 # Do remainder
loop:
LV V1, RA
DSLL R2, R1, 3 # Multiply by 8
DADDU RA, RA, R2 # Bump pointer
LV V2, RB
DADDU RB, RB, R2
ADDV.D V3, V1, V2
SV V3, RC
DADDU RC, RC, R2
DSUBU N, N, R1 # Subtract elements
LI R1, 64
MTC1 VLR, R1 # Reset full length
BGTZ N, loop # Any more to do?
```


## Vector Conditional Execution

Problem: Want to vectorize loops with conditional code:

$$
\begin{aligned}
& \text { for }(i=0 ; i<N ; i++) \\
& \text { if }(A[i]>0) \text { then } \\
& A[i]=B[i] ;
\end{aligned}
$$

Solution: Add vector mask (or flag) registers

- vector version of predicate registers, 1 bit per element
...and maskable vector instructions
- vector operation becomes NOP at elements where mask bit is clear

Code example:

```
CVM
LV vA, rA
SGTVS.D vA, FO
LV vA, rB
    SV vA, rA
```

```
# Turn on all elements
```


# Turn on all elements

# Load entire A vector

# Load entire A vector

# Set bits in mask register where A>0

# Set bits in mask register where A>0

    # Load B vector into A under mask
    # Load B vector into A under mask
    # Store A back to memory under mask
    ```
    # Store A back to memory under mask
```


## Masked Vector Instructions

Simple Implementation

- execute all N operations, turn off result writeback according to mask
$M[6]=0 \quad A[6] \quad B[6]$
$M[5]=1 \quad A[5] \quad B[5]$
$M[4]=1 \quad A[4] \quad B[4]$
$M[3]=0 \quad A[3] \quad B[3]$


Density-Time Implementation

- scan mask vector and only execute elements with non-zero masks



## Vector Scatter/Gather

Want to vectorize loops with indirect accesses:

$$
\begin{aligned}
& \text { for } \quad(i=0 ; i<N ; i++) \\
& A[i]=B[i]+C[D[i]]
\end{aligned}
$$

Indexed load instruction (Gather)

```
LV vD, rD
LVI vC, rC, vD
    LV vB, rB # Load B vector
    ADDV.D vA, vB, vC # Do add
    SV vA, rA # Store result
```


## Vector Scatter/Gather

## Scatter example:

$$
\begin{gathered}
\text { for } \quad(i=0 ; i<N ; \quad i++) \\
A[B[i]]++;
\end{gathered}
$$

## Is following a correct translation?

LV vB, rB
LVI vA, rA, vB ADDV vA, vA, 1 \# Increment

SVI vA, rA, vB \# Scatter incremented values

## A Later Generation Vector Super: NEC SX-6 (2003)

- CMOS Technology
- 500 MHz CPU, fits on single chip
- SDRAM main memory (up to 64GB)
- Scalar unit
- 4-way superscalar
- with out-of-order and speculative execution
- 64KB I-cache and 64 KB data cache
- Vector unit

- 8 foreground VRegs + 64 background VRegs (256x64-bit elements/VReg)
- 1 multiply unit, 1 divide unit, 1 add/shift unit, 1 logical unit, 1 mask unit
- 8 lanes (8 GFLOPS peak, 16 FLOPS/cycle)
- 1 load \& store unit ( $32 \times 8$ byte accesses/cycle)
- 32 GB/s memory bandwidth per processor
- SMP structure
- 8 CPUs connected to memory through crossbar
- 256 GB/s shared memory bandwidth (4096 interleaved banks)


## Multimedia Extensions

- Short vectors added to existing general-purpose ISAs
- Initially, 64 -bit registers split into $2 \times 32$ b or $4 \times 16$ b or $8 \times 8$ b
- Limited instruction set:
- No vector length control
- No strided load/store or scatter/gather
- Unit-stride loads must be aligned to 64-bit boundary
- Limited vector register length:
- Requires superscalar dispatch to keep multiply/add/load units busy
- Loop unrolling to hide latencies increases register pressure
- Trend towards fuller vector support in microprocessors
- e.g. x86: MMX $\rightarrow$ SSEx (128 bits) $\rightarrow$ AVX (256 bits) $\rightarrow$ AVX-512 (512 bits)


## Larrabee/Xeon Phi: x86 with vectors



- Short in-order instruction pipeline
- Separate scalar and vector units and register sets
- Vector unit: 16 32-bit ops/clock
- Fast access to L1 cache
- L1 connects to core's portion of the L2 cache


## Larrabee Vector Architecture

- Data types
- Int32, Float32 and Float64 data
- Vector operations
- Two input/one output operations
- Full complement of arithmetic and media operations
- Fused multiply-add (three input arguments)
- Mask registers select lanes to write
- Swizzle the vector elements on register read
- Memory access
- Vector load/store including scatter/gather
- Data replication on read from memory
- Numeric type conversion on memory read


## Larrabee Motivation

Design experiment: not a real 10-core chip!

| \# CPU cores | 2 out of order | 10 in-order |
| :--- | :--- | :--- |
| Instructions per issue | 4 per clock | 2 per clock |
| VPU lanes per core | 4 -wide SSE | 16 -wide |
| L2 cache size | 4 MB | 4 MB |
| Single-stream | 4 per clock | 2 per clock |
| Vector throughput | $\mathbf{8}$ per clock | $\mathbf{1 6 0}$ per clock |

20 times the multiply-add operations per clock

Data in chart taken from Seiler, L., Carmean, D., et al. 2008. Larrabee:
A many-core x86 architecture for visual computing.

## Next: GPUs <br> Thank you!

