

# Microprogramming

*Joel Emer*

Computer Science and Artificial Intelligence Laboratory  
M.I.T.


<http://www.csg.csail.mit.edu/6.823>

# ISA to Microarchitecture Mapping

---

- An ISA often designed for a particular microarchitectural style, e.g.,
  - CISC  $\Rightarrow$  microcoded
  - RISC  $\Rightarrow$  hardwired, pipelined
  - VLIW  $\Rightarrow$  fixed latency in-order pipelines
  - JVM  $\Rightarrow$  software interpretation
- But an ISA can be implemented in any microarchitectural style
  - Core i7: hardwired pipelined CISC (x86) machine (with some microcode support)
  - This lecture: a microcoded RISC (MIPS) machine
  - Current IA-64 processors are hardwired, in-order pipelines
  - PicoJava: A hardware JVM processor

# Microarchitecture: *Implementation of an ISA*



*Structure:* How components are connected.


*Static*

*Behavior:* How data moves between components


*Dynamic*

# Microcontrol Unit *Maurice Wilkes, 1954*


*Embed the control logic state table in a memory array*




# Microcoded Microarchitecture



# MIPS Instruction Formats



# A Bus-based Datapath for MIPS




*Microinstruction: register to register transfer (17 control signals)*

MA ← PC means RegSel = PC; enReg=yes; IdMA= yes

B ← Reg[rt] means RegSel = rt; enReg=yes; IdB = yes

# Memory Module



Assumption: Memory operates asynchronously and is slow as compared to Reg-to-Reg transfers



# Instruction Execution

---

Execution of a MIPS instruction involves

1. instruction fetch
2. decode and register fetch
3. ALU operation
4. memory operation (optional)
5. write back to register file (optional)  
+ the computation of the  
*next instruction* address

# Microprogram Fragments

---

instr fetch:

$MA \leftarrow PC$   
 $A \leftarrow PC$   
 $IR \leftarrow \text{Memory}$   
 $PC \leftarrow A + 4$   
 dispatch on Opcode

*can be  
treated as  
a macro*

ALU:

$A \leftarrow \text{Reg}[rs]$   
 $B \leftarrow \text{Reg}[rt]$   
 $\text{Reg}[rd] \leftarrow \text{func}(A,B)$   
*do instruction fetch*

ALUi:

$A \leftarrow \text{Reg}[rs]$   
 $B \leftarrow \text{Imm}$   
 $\text{Reg}[rt] \leftarrow \text{Opcode}(A,B)$   
*do instruction fetch*

*sign extension ...*

# Microprogram Fragments *(cont.)*

---

LW:             $A \leftarrow \text{Reg}[rs]$   
                   $B \leftarrow \text{Imm}$   
                   $MA \leftarrow A + B$   
                   $\text{Reg}[rt] \leftarrow \text{Memory}$   
                  *do instruction fetch*


J:              $A \leftarrow \text{PC}$   
                   $B \leftarrow \text{IR}$   
                   $\text{PC} \leftarrow \text{JumpTarg}(A,B)$   
                  *do instruction fetch*

$$\text{JumpTarg}(A,B) = \{A[31:28], B[25:0], 00\}$$

beqz:          $A \leftarrow \text{Reg}[rs]$   
                  *If zero?(A) then go to bz-taken*  
                  *do instruction fetch*

bz-taken:      $A \leftarrow \text{PC}$   
                   $B \leftarrow \text{Imm} \ll 2$   
                   $\text{PC} \leftarrow A + B$   
                  *do instruction fetch*

# MIPS Microcontroller: *first attempt*



# Microprogram in the ROM *worksheet*

State	Op	zero?	busy	Control points	next-state
fetch <sub>0</sub>	*	*	*	MA ← PC	fetch <sub>1</sub>
fetch <sub>1</sub>	*	*	yes	....	fetch <sub>1</sub>
fetch <sub>1</sub>	*	*	no	IR ← Memory	fetch <sub>2</sub>
fetch <sub>2</sub>	*	*	*	A ← PC	fetch <sub>3</sub>
fetch <sub>3</sub>	*	*	*	PC ← A + 4	?
fetch <sub>3</sub>	ALU	*	*	PC ← A + 4	ALU <sub>0</sub>
ALU <sub>0</sub>	*	*	*	A ← Reg[rs]	ALU <sub>1</sub>
ALU <sub>1</sub>	*	*	*	B ← Reg[rt]	ALU <sub>2</sub>
ALU <sub>2</sub>	*	*	*	Reg[rd] ← func(A,B)	fetch <sub>0</sub>

# Microprogram in the ROM


State	Op	zero?	busy	Control points	next-state
fetch <sub>0</sub>	*	*	*	MA ← PC	fetch <sub>1</sub>
fetch <sub>1</sub>	*	*	yes	....	fetch <sub>1</sub>
fetch <sub>1</sub>	*	*	no	IR ← Memory	fetch <sub>2</sub>
fetch <sub>2</sub>	*	*	*	A ← PC	fetch <sub>3</sub>
fetch <sub>3</sub>	ALU	*	*	PC ← A + 4	ALU <sub>0</sub>
fetch <sub>3</sub>	ALUi	*	*	PC ← A + 4	ALUi <sub>0</sub>
fetch <sub>3</sub>	LW	*	*	PC ← A + 4	LW <sub>0</sub>
fetch <sub>3</sub>	SW	*	*	PC ← A + 4	SW <sub>0</sub>
fetch <sub>3</sub>	J	*	*	PC ← A + 4	J <sub>0</sub>
fetch <sub>3</sub>	JAL	*	*	PC ← A + 4	JAL <sub>0</sub>
fetch <sub>3</sub>	JR	*	*	PC ← A + 4	JR <sub>0</sub>
fetch <sub>3</sub>	JALR	*	*	PC ← A + 4	JALR <sub>0</sub>
fetch <sub>3</sub>	beqz	*	*	PC ← A + 4	beqz <sub>0</sub>
...					
ALU <sub>0</sub>	*	*	*	A ← Reg[rs]	ALU <sub>1</sub>
ALU <sub>1</sub>	*	*	*	B ← Reg[rt]	ALU <sub>2</sub>
ALU <sub>2</sub>	*	*	*	Reg[rd] ← func(A,B)	fetch <sub>0</sub>

# Microprogram in the ROM *Cont.*

State	Op	zero?	busy	Control points	next-state
ALUi <sub>0</sub>	*	*	*	$A \leftarrow \text{Reg}[rs]$	ALUi <sub>1</sub>
ALUi <sub>1</sub>	sExt	*	*	$B \leftarrow \text{sExt}_{16}(\text{Imm})$	ALUi <sub>2</sub>
ALUi <sub>1</sub>	uExt	*	*	$B \leftarrow \text{uExt}_{16}(\text{Imm})$	ALUi <sub>2</sub>
ALUi <sub>2</sub>	*	*	*	$\text{Reg}[rd] \leftarrow \text{Op}(A,B)$	fetch <sub>0</sub>
...					
J <sub>0</sub>	*	*	*	$A \leftarrow \text{PC}$	J <sub>1</sub>
J <sub>1</sub>	*	*	*	$B \leftarrow \text{IR}$	J <sub>2</sub>
J <sub>2</sub>	*	*	*	$\text{PC} \leftarrow \text{JumpTarg}(A,B)$	fetch <sub>0</sub>
...					
beqz <sub>0</sub>	*	*	*	$A \leftarrow \text{Reg}[rs]$	beqz <sub>1</sub>
beqz <sub>1</sub>	*	yes	*	$A \leftarrow \text{PC}$	beqz <sub>2</sub>
beqz <sub>1</sub>	*	no	*	....	fetch <sub>0</sub>
beqz <sub>2</sub>	*	*	*	$B \leftarrow \text{sExt}_{16}(\text{Imm})$	beqz <sub>3</sub>
beqz <sub>3</sub>	*	*	*	$\text{PC} \leftarrow A+B$	fetch <sub>0</sub>
...					

$$\text{JumpTarg}(A,B) = \{A[31:28], B[25:0], 00\}$$

# Size of Control Store



*MIPS:*             $w = 6+2$              $c = 17$              $s = ?$

no. of steps per opcode = 4 to 6 + fetch-sequence

no. of states  $\approx$  (4 steps per op-group)  $\times$  op-groups

+ common sequences

=  $4 \times 8 + 10$  states = 42 states  $\Rightarrow s = 6$

Control ROM =  $2^{(8+6)} \times 23$  bits  $\approx$  48 Kbytes




# Reducing Control Store Size

---

Control store has to be *fast*  $\Rightarrow$  *expensive*

- Reduce the ROM height (= address bits)
  - *reduce inputs by extra external logic*  
each input bit doubles the size of the control store
  - *reduce states by grouping opcodes*  
find common sequences of actions
  - *condense input status bits*  
combine all exceptions into one, i.e., exception/no-exception
- Reduce the ROM width
  - *restrict the next-state encoding*  
Next, Dispatch on opcode, Wait for memory, ...
  - *encode control signals (vertical microcode)*

# MIPS Controller V2



# Jump Logic

---

$\mu\text{PCSrc} = \text{Case } \mu\text{JumpTypes}$

next  $\Rightarrow$   $\mu\text{PC}+1$

spin  $\Rightarrow$  if (busy) then  $\mu\text{PC}$  else  $\mu\text{PC}+1$

fetch  $\Rightarrow$  absolute

dispatch  $\Rightarrow$  op-group

feqz  $\Rightarrow$  if (zero) then absolute else  $\mu\text{PC}+1$

fnez  $\Rightarrow$  if (zero) then  $\mu\text{PC}+1$  else absolute

# Instruction Fetch & ALU: *MIPS-Controller-2*

---

State	Control points	next-state
fetch <sub>0</sub>	$MA \leftarrow PC$	next
fetch <sub>1</sub>	$IR \leftarrow \text{Memory}$	spin
fetch <sub>2</sub>	$A \leftarrow PC$	next
fetch <sub>3</sub>	$PC \leftarrow A + 4$	dispatch
...		
ALU <sub>0</sub>	$A \leftarrow \text{Reg}[rs]$	next
ALU <sub>1</sub>	$B \leftarrow \text{Reg}[rt]$	next
ALU <sub>2</sub>	$\text{Reg}[rd] \leftarrow \text{func}(A,B)$	fetch
ALUi <sub>0</sub>	$A \leftarrow \text{Reg}[rs]$	next
ALUi <sub>1</sub>	$B \leftarrow sExt_{16}(\text{Imm})$	next
ALUi <sub>2</sub>	$\text{Reg}[rd] \leftarrow \text{Op}(A,B)$	fetch

# Load & Store: *MIPS-Controller-2*

---

State	Control points	next-state
LW <sub>0</sub>	$A \leftarrow \text{Reg}[rs]$	next
LW <sub>1</sub>	$B \leftarrow \text{sExt}_{16}(\text{Imm})$	next
LW <sub>2</sub>	$MA \leftarrow A+B$	next
LW <sub>3</sub>	$\text{Reg}[rt] \leftarrow \text{Memory}$	spin
LW <sub>4</sub>		fetch
SW <sub>0</sub>	$A \leftarrow \text{Reg}[rs]$	next
SW <sub>1</sub>	$B \leftarrow \text{sExt}_{16}(\text{Imm})$	next
SW <sub>2</sub>	$MA \leftarrow A+B$	next
SW <sub>3</sub>	$\text{Memory} \leftarrow \text{Reg}[rt]$	spin
SW <sub>4</sub>		fetch

# Branches: *MIPS-Controller-2*

---


State	Control points	next-state
BEQZ <sub>0</sub>	$A \leftarrow \text{Reg}[rs]$	next
BEQZ <sub>1</sub>		fnez
BEQZ <sub>2</sub>	$A \leftarrow PC$	next
BEQZ <sub>3</sub>	$B \leftarrow sExt_{16}(\text{Imm} \ll 2)$	next
BEQZ <sub>4</sub>	$PC \leftarrow A+B$	fetch
BNEZ <sub>0</sub>	$A \leftarrow \text{Reg}[rs]$	next
BNEZ <sub>1</sub>		feqz
BNEZ <sub>2</sub>	$A \leftarrow PC$	next
BNEZ <sub>3</sub>	$B \leftarrow sExt_{16}(\text{Imm} \ll 2)$	next
BNEZ <sub>4</sub>	$PC \leftarrow A+B$	fetch

# Jumps: *MIPS-Controller-2*

---

State	Control points	next-state
$J_0$	$A \leftarrow PC$	next
$J_1$	$B \leftarrow IR$	next
$J_2$	$PC \leftarrow \text{JumpTarg}(A,B)$	fetch
$JR_0$	$A \leftarrow \text{Reg}[rs]$	next
$JR_1$	$PC \leftarrow A$	fetch
$JAL_0$	$A \leftarrow PC$	next
$JAL_1$	$\text{Reg}[31] \leftarrow A$	next
$JAL_2$	$B \leftarrow IR$	next
$JAL_3$	$PC \leftarrow \text{JumpTarg}(A,B)$	fetch
$JALR_0$	$A \leftarrow PC$	next
$JALR_1$	$B \leftarrow \text{Reg}[rs]$	next
$JALR_2$	$\text{Reg}[31] \leftarrow A$	next
$JALR_3$	$PC \leftarrow B$	fetch

# Implementing Complex Instructions



Why is microprogramming good for complex instructions?

Amortize fetch cost, allow more operation parallelism



# Complex Instructions

---

*Reg-Memory-src ALU op:*

$$rd \leftarrow M[(rs)] \text{ op } (rt)$$

*Reg-Memory-dst ALU op:*

$$M[(rd)] \leftarrow (rs) \text{ op } (rt)$$

*Mem-Mem ALU op:*

$$M[(rd)] \leftarrow M[(rs)] \text{ op } M[(rt)]$$

*String instructions:*

$$M[(rd):(rd)+rc] \leftarrow M[(rs):(rs)+rc] \text{ op } M[(rt):(rt)+rc]$$

Complex instructions usually do not require datapath modifications in a microprogrammed implementation  
 -- only extra space for the control program

Implementing these instructions using a hardwired controller is difficult without datapath modifications

# Mem-Mem ALU Instructions:

## *MIPS-Controller-2*

---

<i>Mem-Mem ALU op</i>	$M[(rd)] \leftarrow M[(rs)] \text{ op } M[(rt)]$	
ALUMM <sub>0</sub>	MA $\leftarrow$ Reg[rs]	next
ALUMM <sub>1</sub>	A $\leftarrow$ Memory	spin
ALUMM <sub>2</sub>	MA $\leftarrow$ Reg[rt]	next
ALUMM <sub>3</sub>	B $\leftarrow$ Memory	spin
ALUMM <sub>4</sub>	MA $\leftarrow$ Reg[rd]	next
ALUMM <sub>5</sub>	Memory $\leftarrow$ func(A,B)	spin
ALUMM <sub>6</sub>		fetch

# Performance Issues

---

Microprogrammed control

⇒ multiple cycles per instruction

Cycle time ?

$$t_C > \max(t_{\text{reg-reg}}, t_{\text{ALU}}, t_{\mu\text{ROM}}, t_{\text{RAM}})$$

Given complex control,  $t_{\text{ALU}}$  &  $t_{\text{RAM}}$  can be broken into multiple cycles. However,  $t_{\mu\text{ROM}}$  cannot be broken down. Hence

$$t_C > \max(t_{\text{reg-reg}}, t_{\mu\text{ROM}})$$

Suppose  $10 * t_{\mu\text{ROM}} < t_{\text{RAM}}$

*Good performance, relative to the single-cycle hardwired implementation, can be achieved even with a CPI of 10*

# VAX 11-780 Microcode

```

      ; P1WFUD,1 [600,1205]      MICRO2 1F(12)      26-May-81 14:58:11      VAX11/780 Microcode : PCS 01, FPLA 0D, WCS122      Page 771
      ; CALL2 ,MIC [600,1205]      Procedure call      : CALLG, CALLS

      ;29744 ;HERE FOR CALLG OR CALLS, AFTER PROBING THE EXTENT OF THE STACK
      ;29745
      ;29746 =0 ;-----;CALL SITE FOR MPUSH
      ;29747 CALL,7: D_Q,AND,RC[T2], ;STRIP MASK TO BITS 11-0
      6557K 0 U 11F4, 0811,2035,0180,F910,0000,0CD8 ;29748 CALL,J/MPUSH ;PUSH REGISTERS
      ;29749
      ;29750 ;-----;RETURN FROM MPUSH
      ;29751 CACHE_D[LONG], ;PUSH PC
      6557K 7763K U 11F5, 0000,003C,0180,3270,0000,134A ;29752 LAB_R[SP] ; BY SP
      ;29753
      ;29754 ;-----;
      6856K 0 U 134A, 0018,0000,0180,FAF0,0200,134C ;29755 CALL,8: R[SP]&VA_LA=K[.8] ;UPDATE SP FOR PUSH OF PC &
      ;29756
      ;29757 ;-----;
      6856K 0 U 134C, 0800,003C,0180,FA68,0000,11F8 ;29758 D_R[FP] ;READY TO PUSH FRAME POINTER
      ;29759
      ;29760 =0 ;-----;CALL SITE FOR PSHSP
      ;29761 CACHE_D[LONG], ;STORE FP,
      ;29762 LAB_R[SP], ; GET SP AGAIN
      ;29763 SC_K[.FFF0], ;-16 TO SC
      6856K 21M U 11F8, 0000,003D,6D80,3270,0084,6CD9 ;29764 CALL,J/PSHSP
      ;29765
      ;29766 ;-----;
      ;29767 D_R[AP], ;READY TO PUSH AP
      ;29768 Q_ID[PSL] ; AND GET PSW FOR COMBINATIO
      ;29769
      ;29770 ;-----;
      ;29771 CACHE_D[LONG], ;STORE OLD AP
      ;29772 Q_Q,ANDNOT,K[.1F], ;CLEAR PSW<T,N,Z,V,C>
      6856K 21M U 134D, 0019,2024,8DC0,3270,0000,134E ;29773 LAB_R[SP] ;GET SP INTO LATCHES AGAIN
      ;29774
      ;29775 ;-----;
      6856K 0 U 134E, 2010,0038,0180,F909,4200,1350 ;29776 PC&VA_RC[T1], FLUSH,IB ; LOAD NEW PC AND CLEAR OUT
      ;29777
      ;29778 ;-----;
      ;29779 D_DAL.SC, ;PSW TO D<31:16>
      ;29780 Q_RC[T2], ;RECOVER MASK
      ;29781 SC=SC+K[.3], ;PUT -13 IN SC
      6856K 0 U 1350, 0D10,0038,0DC0,6114,0084,9351 ;29782 LOAD,IB, PC_PC+1 ;START FETCHING SUBROUTINE I
      ;29783
      ;29784 ;-----;
      ;29785 D_DAL.SC, ;MASK AND PSW IN D<31:03>
      ;29786 Q_PC[T4], ;GET LOW BITS OF OLD SP TO Q<1:0>
      6856K 0 U 1351, 0D10,0038,F5C0,F920,0084,9352 ;29787 SC=SC+K[.A] ;PUT -3 IN SC
      ;29788
  
```

# Some more history ...

---

- IBM 360
- Microcoding through the seventies
- Microcoding now

# Microprogramming in IBM 360

---

	M30	M40	M50	M65
Datapath width (bits)	8	16	32	64
$\mu$ inst width (bits)	50	52	85	87
$\mu$ code size (K minsts)	4	4	2.75	2.75
$\mu$ store technology	CCROS	TCROS	BCROS	BCROS
$\mu$ store cycle (ns)	750	625	500	200
memory cycle (ns)	1500	2500	2000	750
Rental fee (\$K/month)	4	7	15	35

*Only the fastest models (75 and 95) were hardwired*

# Microcode Emulation

---

- IBM initially miscalculated the importance of software compatibility with earlier models when introducing the 360 series
- Honeywell stole some IBM 1401 customers by offering translation software (“Liberator”) for Honeywell H200 series machine
- IBM retaliated with optional additional microcode for 360 series that could emulate IBM 1401 ISA, later extended for IBM 7000 series
  - one popular program on 1401 was a 650 simulator, so some customers ran many 650 programs on emulated 1401s
    - *(650 simulated on 1401 emulated on 360)*

# Microprogramming thrived in 70's


---

- Significantly faster ROMs than DRAMs were available
- For complex instruction sets, datapath and controller were *cheaper and simpler*
- *New instructions*, e.g., floating point, could be supported without datapath modifications
- *Fixing bugs* in the controller was easier
- ISA compatibility across various models could be achieved easily and cheaply

*Except for the cheapest and fastest machines, all computers were microprogrammed*



# Horizontal vs Vertical $\mu$ Code



- Horizontal  $\mu$ code has wider  $\mu$ instructions
  - Multiple parallel operations per  $\mu$ instruction
  - Fewer steps per macroinstruction
  - Sparser encoding  $\Rightarrow$  more bits
- Vertical  $\mu$ code has narrower  $\mu$ instructions
  - Typically a single datapath operation per  $\mu$ instruction
    - separate  $\mu$ instruction for branches
  - More steps to per macroinstruction
  - More compact  $\Rightarrow$  less bits
- Nanocoding
  - Tries to combine best of horizontal and vertical  $\mu$ code

# Nanocoding


Exploits recurring control signal patterns in  $\mu$ code, e.g.,

ALU<sub>0</sub> A  $\leftarrow$  Reg[rs]

...

ALUi<sub>0</sub> A  $\leftarrow$  Reg[rs]

...



- MC68000 had 17-bit  $\mu$ code containing either 10-bit  $\mu$ jump or 9-bit nanoinstruction pointer
  - Nanoinstructions were 68 bits wide, decoded to give 196 control signals


# Microprogramming: *early eighties*

---

- Evolution bred more complex micro-machines
  - Complex instruction sets led to the need for subroutine and call stacks in  $\mu$ code
  - Need for fixing bugs in control programs was in conflict with read-only nature of  $\mu$ ROM
    - ⇒ *WCS (B1700, QMachine, Intel432, ...)*
- With the advent of VLSI technology assumptions about ROM & RAM speed became invalid -> more complexity
- Better compilers made complex instructions less important.
- Use of numerous micro-architectural innovations, e.g., pipelining, caches and buffers, made multiple-cycle execution of reg-reg instructions unattractive

# Microcode Pipelining

To compete against RISC pipelines micro-coded machines pipelined micro-code execution



# Modern Usage

---

- *Microprogramming is far from extinct*
- Played a crucial role in micros of the Eighties  
*DEC uVAX, Motorola 68K series, Intel 386 and 486*
- Microcode plays an assisting role in most modern CISC micros (*AMD and Intel*)
  - Most instructions are executed directly, i.e., with hard-wired control
  - Infrequently-used and/or complicated instructions invoke the microcode engine
- *Patchable* microcode common for post-fabrication bug fixes, e.g. Intel Pentiums load mcode patches at bootup


# Writable Control Store (WCS)

---

- Implement control store with SRAM not ROM
  - MOS SRAM memories now almost as fast as control store (core memories/DRAMs were 2-10x slower)
  - Bug-free microprograms difficult to write
- User-WCS provided as option on several minicomputers
  - Allowed users to change microcode for each processor
- User-WCS *failed*
  - Little or no programming tools support
  - Difficult to fit software into small space
  - Microcode control tailored to original ISA, less useful for others
  - Large WCS part of processor state - expensive context switches
  - Protection difficult if user can change microcode
  - Virtual memory required *restartable* microcode

*Thank you.*

# A Bus-based Datapath for MIPS



*Microinstruction: register to register transfer (17 control signals)*