

Complex Pipelining: Out-of-Order Execution, Register Renaming and Exceptions

Daniel Sanchez
Computer Science and Artificial Intelligence Laboratory
M.I.T.


http://www.csg.csail.mit.edu/6.823



Instructions are issued in order;




Instructions are issued in order; An instruction is issued only if




Instructions are issued in order; An instruction is issued only if

It cannot cause a RAW hazard




Instructions are issued in order; An instruction is issued only if

- It cannot cause a RAW hazard
 - ⇒if operands are read immediately then no need to remember sources of instructions in the execute phases




Instructions are issued in order; An instruction is issued only if

- It cannot cause a RAW hazard
 - ⇒if operands are read immediately then no need to remember sources of instructions in the execute phases
- It cannot cause a WAW hazard




Instructions are issued in order; An instruction is issued only if

- It cannot cause a RAW hazard
 - ⇒if operands are read immediately then no need to remember sources of instructions in the execute phases
- It cannot cause a WAW hazard
 - ⇒There can be at most instruction in the execute phase that can write in a particular register



Instructions are issued in order; An instruction is issued only if


- It cannot cause a RAW hazard
 - ⇒if operands are read immediately then no need to remember sources of instructions in the execute phases
- It cannot cause a WAW hazard
 - ⇒There can be at most instruction in the execute phase that can write in a particular register



Scoreboard: Two bit-vectors

Instructions are issued in order; An instruction is issued only if


- It cannot cause a RAW hazard
 - ⇒if operands are read immediately then no need to remember sources of instructions in the execute phases
- It cannot cause a WAW hazard
 - ⇒There can be at most instruction in the execute phase that can write in a particular register



Scoreboard: Two bit-vectors Busy[FU#]: Indicates FU's availability
These bits are hardwired to FU's.

Instructions are issued in order; An instruction is issued only if


- It cannot cause a RAW hazard
 - ⇒if operands are read immediately then no need to remember sources of instructions in the execute phases
- It cannot cause a WAW hazard
 - ⇒There can be at most instruction in the execute phase that can write in a particular register



Scoreboard: Two bit-vectors Busy[FU#]: Indicates FU's availability
These bits are hardwired to FU's.

WP[reg#]: Records if a write is pending for a register

Set to true by the Issue stage and set to false by the WB stage



f0,

f8,

f6

f2

f10,

f6,


March 12, 2014

SUBD

ADDD

Sanchez & Emer

Busy[FU#]?



f0,

f8,

f6

f2

f10,

f6,


March 12, 2014

SUBD

ADDD

Sanchez & Emer

Busy[FU#]?



f0,

f8,

f6

f2

Busy[FU#]?

f10,


f6,

March 12, 2014

SUBD

ADDD

Sanchez & Emer



f6,

f0,

f8,

f2

f6

f2

Busy[FU#]?

f8,

f10,

f6,

March 12, 2014

DIVD

SUBD

ADDD

Sanchez & Emer

Issue time		ional U Add(1)					_′ (4)	WB	WP	WB
t0 <i>I</i> ₁					f6					f6	
t <u>1</u>	f2					f6				f6, f2	
t2							f6		f2	f6, f2	<u>I</u> 2
$t\overline{3}$ I_3			f0					f6		f6, f0	
$egin{array}{c} I_1 \ I_2 \end{array}$	DIVE LD			f6, f2,		f6, 45			f4	Issue che	
I_3	MUL	TD		f0,		f2,		•)	f4	WP[dest]	?

f6,

f0,

f8,

f2

f6

f2

f8,

f10,

f6,

March 12, 2014

DIVD

SUBD

ADDD

Sanchez & Emer

WP[src1] or WP[src2]?

Busy[FU#]?

Issue time		ional U Add(1)					/ (4	.)	WB	WP	WB
t0 <u>I</u> 1					f	5				f6	
$t\overline{1} I_2$	f2					f6				f6, f2	
t2							f6		f2	f6, f2	<u>I</u> 2
$t\overline{3}$ I_3			fO					f6		f6, f0	
t <u>4</u>				f0					f6	f6, f0	<u>I</u> 1
I_{1}	DIVE			f6,		f6			f4	Issue che	ecks:
$egin{array}{c} I_2 \ I_3 \end{array}$	LD MUL	TD		f2, f0,		4! f2	5(r3	3)	f4	WP[dest]	

f6,

f0,

f8,

f2

f6

f2

f8,

f10,

f6,

March 12, 2014

DIVD

SUBD

ADDD

Sanchez & Emer

WP[src1] or WP[src2]?

Busy[FU#]?

7	Funct	ional U	nit	St	-at	ΙΙς					,	WB
Issue time		Add(1)						/(4)	WB	WP	time
t0 <u>I</u> 1						f6					f6	
$t\overline{1} I_2$	f2						f6				f6, f2	
t2								f6		f2	f6, f2	\underline{I}_2
$t\overline{3}$ I_3			fO						f6		f6, f0	
t4				fO						f6	f6, f0	<u>I</u> 1
t 5 I ₄					f0	f8					f0, f8	
												_
I_1	DIVE)		f6	•		f6	/ (r3		f4	Issue che	ecks:

 $egin{array}{lll} I_1 & \mathsf{DIVD} \\ I_2 & \mathsf{LD} \\ I_3 & \mathsf{MULTD} \\ I_4 & \mathsf{DIVD} \\ I_5 & \mathsf{SUBD} \\ I_6 & \mathsf{ADDD} \\ \end{array}$

f6, f6, f4
f2, 45(r3)
f0, f2, f4
f8, f6, f2
f10, f0, f6
f6, f8, f2

WP[dest]?
WP[src1] or WP[src2]?
Busy[FU#]?

Issue time		ional U Add(1)						′ (4])	WB	WP	WB time
$t\overline{0}$ I_1						f6					f6	
$t\overline{1} I_2$	f2						f6				f6, f2	
t2								f6		f2	f6, f2	<u>I</u> 2
$t\overline{3}$ I_3			fO						f6		f6, f0	
t4				f0						f6	f6, f0	\underline{I}_1
t 5 I ₄					f0	f8					f0, f8	
t 6							f8			f0	f0, f8	<u>I</u> ₃
I_1	DIVE)		f6,	,		f6	, (f4	Issue che	ecks:

I_1	DIVD	f6,	f6,	f4
I_2^-	LD	f2,	45(r3))
I_3^-	MULTD	f0,	f2,	f4
$I_{\mathcal{A}}$	DIVD	f8,	f6,	f2
I_5	SUBD	f10,	f0,	f6
I_6	ADDD	f6,	f8,	f2

WP[dest]?
WP[src1] or WP[src2]?
Busy[FU#]?

March 12, 2014

Issue time		tional U Add(1)						v(4)	WB	WP	WB time
t0 <i>I</i> ₁						f6					f6	
$t\overline{1} I_2$	f2						f6				f6, f2	
t2								f6		f2	f6, f2	\underline{I}_2
$t\overline{3} I_3$			f0						f6		f6, f0	
t4				f0						f6	f6, f0	\underline{I}_1
t 5 I ₄					f0	f8					f0, f8	
t 6							f8			f0	f0, f8	<u>I</u> 3
$t\overline{7}$ I_5		f10						f8			f8, f10	
I_1	DIVE)		f6	,		f6	/ / r2) \	f4	Issue che	cks:

I_{1}	DIVD	f6,	f6,	f4
I_2	LD	f2,	45(r3)
I_3^-	MULTD	f0,	f2,	f4
I_4	DIVD	f8,	f6,	f2
I_5	SUBD	f10,	f0,	f6
I_6	ADDD	f6,	f8,	f2

WP[dest]?
WP[src1] or WP[src2]?
Busy[FU#]?

March 12, 2014

Issue time		ional U Add(1)					Div	_′ (4)	WB	WP	WB	_
$t\overline{0}$ I_1						f6					f6		-
$t\overline{1} I_2$	f2						f6				f6, f2		
t2								f6		f2	f6, f2	<u>I</u> 2	
$t\overline{3}$ I_3			fO						f6		f6, f0		
t4				f0						f6	f6, f0	\underline{I}_1	
t 5 I ₄					f0	f8					f0, f8		
t6							f8			f0	f0, f8	<u>I</u> 3	
t7 <i>I</i> ₅		f10						f8			f8, f10		
t8									f8	f10	f8, f10	\underline{I}_5	
													<u>.</u>
I_1	DIVE			f6			f6	,		f4	Issue ched	·ks·	
I_2	LD				,		45	_	3)	<i>C</i> 4	WP[dest]?		
I_3	MUL	ID		f0	,		f2	,		f4	Wi [ucst]:	\4/DF	010

f6,

f0,

f8,

f2

f6

f2

f8,

f10,

f6,

March 12, 2014

DIVD

SUBD

ADDD

Sanchez & Emer

WP[src1] or WP[src2]?

Busy[FU#]?

Issue time		ional U Add(1)						_′ (4)	WB	WP	WB time
$t0 I_1$						f6					f6	
$t\overline{1} I_2$	f2						f6				f6, f2	
t2								f6		f2	f6, f2	<u>I</u> 2
$t\overline{3} I_3$			f0						f6		f6, f0	
t4				fO						f6	f6, f0	\underline{I}_1
t 5 I ₄					f0	f8					f0, f8	
t 6							f8			f0	f0, f8	<u>I</u> ₃
t7 <i>I</i> ₅		f10						f8			f8, f10	
t8									f8	f10	f8, f10	<u> </u>
t <u>9</u>										f8	f8	<u>I</u> ₄
I_1	DIVE			f6	-		f6	/ (r:	2)	f4	Issue che	ecks:

I_1	DIVD	f6,	f6,	f4
$\overline{I_2}$	LD	f2,	45(r3))
I_3^-	MULTD	fO,	f2,	f4
I_4	DIVD	f8,	f6,	f2
I_5	SUBD	f10,	f0,	f6
I_6	ADDD	f6,	f8,	f2

WP[dest]?
WP[src1] or WP[src2]?
Busy[FU#]?

March 12, 2014

Sanchez & Emer

Issue time		ional U Add(1)					Div	_′ (4)	WB	WP	WB	_
$t\overline{0}$ I_1						f6					f6		•
$t\overline{1} I_2$	f2						f6				f6, f2		•
t2								f6		f2	f6, f2	<u>I</u> 2	
$t\overline{3} I_3$			fO						f6		f6, f0		
t4				f0						f6	f6, f0	<u>I</u> 1	
t5 I ₄					f0	f8					f0, f8		
t6							f8			f0	f0, f8	<u>I</u> ₃	
t7 <i>I</i> ₅		f10						f8			f8, f10		
t8									f8	f10	f8, f10	<u>I</u> ₅	
t <u>9</u>										f8	f8	<u>I</u> ₄	
t10 <i>I</i> ₆		f6									f6		
$egin{array}{c} I_1 \ I_2 \end{array}$	DIVE LD			f6 f2	-		f6 45	, 5(r:	3)	f4	Issue chec	ks:	
I_3^2	MUL	TD		f0			f2	-	•	f4	WP[dest]?	\	070

f6,

f2

 I_5 SUBD f10, f0, f6 I_6 ADDD f6, f8, f2 March 12, 2014

DIVD


f8,

WP[src1] or WP[src2]? Busy[FU#]?

Issue time		ional U Add(1)						_′ (4)	WB	WP	WB
t0 <i>I</i> ₁						f6					f6	
$t\overline{1} I_2$	f2						f6				f6, f2	
t2								f6		f2	f6, f2	<u>I</u> 2
$t\overline{3}$ I_3			f0						f6		f6, f0	
t4				fO						f6	f6, f0	\underline{I}_1
t 5 I ₄					f0	f8					f0, f8	
t 6							f8			f0	f0, f8	<u>I</u> ₃
$t7 I_5$		f10						f8			f8, f10	
t8									f8	f10	f8, f10	\underline{I}_5
t <u>9</u>										f8	f8	$\underline{I}_{\mathcal{A}}$
t10 <i>I</i> ₆		f6									f6	
t1 <u>1</u>										f6	f6	<u>I</u> 6
$egin{array}{c} I_1 & & & & & & & & & & & & & & & & & & &$	DIVE LD MUL ^T DIVE SUB ADD	TD D		f6 f2 f0 f8 f1 f6	, , ,		f6, 45 f2, f6, f0, f8,	i(r3 ,	3)	f4 f4 f2 f6 f2	Issue che WP[dest] WP[src1] Busy[FU#	? or WP[src2]?

March 12, 2014

Sanchez & Emer



In-order: 1(2,1)......234435....566


1	LD	F2,	34(R2	<u>2</u>)	latency 1	1 2
2	LD	F4,	45(R3	3)	long	
3	MULTD	F6,	F4,	F2	3	4
4	SUBD	F8,	F2,	F2	1	
5	DIVD	F4,	F2,	F8	4	5
6	ADDD	F10,	F6,	F4	1	6

In-order:


1 (2,1). $\underline{2}$ 3 4 $\underline{4}$ $\underline{3}$ 5 . . . $\underline{5}$ 6 $\underline{6}$ In-order restriction prevents instruction 4 from being dispatched

Sanchez & Emer March 12, 2014

How can we address the delay caused by a RAW dependence associated with the next in-order instruction?




How can we address the delay caused by a RAW dependence associated with the next in-order instruction?



Find something else to do!


How can we address the delay caused by a RAW dependence associated with the next in-order instruction?



Find something else to do!

Issue stage buffer holds multiple instructions waiting to issue.


How can we address the delay caused by a RAW dependence associated with the next in-order instruction?



Find something else to do!


- Issue stage buffer holds multiple instructions waiting to issue.
- Decode adds next instruction to buffer if there is space and the instruction does not cause a WAR or WAW hazard.

How can we address the delay caused by a RAW dependence associated with the next in-order instruction?



Find something else to do!

- Issue stage buffer holds multiple instructions waiting to issue.
- Decode adds next instruction to buffer if there is space and the instruction does not cause a WAR or WAW hazard.
- Can issue any instruction in buffer whose RAW hazards are satisfied (for now at most one dispatch per cycle). A writeback (WB) may enable more instructions.



In-order: 1(2,1)......234435....566

1	LD	F2,	34(R2	2)	latency 1	1 2
2	LD	F4,	45(R3	3)	long	
3	MULTD	F6,	F4,	F2	3	4 3
4	SUBD	F8,	F2,	F2	1	
5	DIVD	F4,	F2,	F8	4	5
6	ADDD	F10,	F6,	F4	1	6


In-order: $1 (2,\underline{1}) \underline{2} 3 4 \underline{4} \underline{3} 5 . . . \underline{5} 6 \underline{6}$ Out-of-order: $1 (2,\underline{1}) 4 \underline{4} \underline{2} 3 . . \underline{3} 5 . . . \underline{5} 6 \underline{6}$

1	LD	F2,	34(R2	2)	latency 1	1 2
2	LD	F4,	45(R3	3)	long	
3	MULTD	F6,	F4,	F2	3	4 3
4	SUBD	F8,	F2,	F2	1	
5	DIVD	F4,	F2,	F8	4	5
6	ADDD	F10,	F6,	F4	1	6


In-order:	1 (2, <u>1</u>)	. <u>2</u> 34 <u>4</u> <u>3</u> 5.	<u>5</u> 6 <u>6</u>
Out-of-order:	1(2,1)44	. <u>2</u> 3 <u>3</u> 5 .	<u>5</u> 6 <u>6</u>

Out-of-order execution did not allow any significant improvement!


Instruction-level Parallelism via Renaming




Instruction-level Parallelism via Renaming




Renaming eliminates WAR and WAW hazards



Renaming eliminates WAR and WAW hazards (renaming \Rightarrow additional storage)



Renaming eliminates WAR and WAW hazards (renaming \Rightarrow additional storage)



Renaming eliminates WAR and WAW hazards (renaming \Rightarrow additional storage)

1	LD	F2,	34(R2	2)	latency 1	1 2
2	LD	F4,	45(R3	3)	long	
3	MULTD	F6,	F4,	F2	3	4 3
4	SUBD	F8,	F2,	F2	1	X
5	DIVD	F4′,	F2,	F8	4	5
6	ADDD	F10,	F6,	F4'	1	6
	-order: ut-of-order:	1 (2, <u>1</u>) . 1 (2, <u>1</u>) 4 <u>4</u>			4 <u>4</u> <u>3</u> 5. 3, <u>5</u>) <u>3</u> 6 <u>6</u>	<u>5</u> 6 <u>6</u>

Renaming eliminates WAR and WAW hazards (renaming \Rightarrow additional storage)

How many Instructions can be in the pipeline

Which feature of an ISA limits the number of instructions in the pipeline?

How many Instructions can be in the pipeline

Which feature of an ISA limits the number of instructions in the pipeline?

Number of Registers

How many Instructions can be in the pipeline


Which feature of an ISA limits the number of instructions in the pipeline?

Number of Registers

Out-of-order dispatch by itself does not provide any significant performance improvement!

Little's Law

Throughput (T) = Number in Flight (N) / Latency (L)



Example:


4 floating point registers

8 cycles per floating point operation

 \Rightarrow

Little's Law

Throughput (T) = Number in Flight (N) / Latency (L)



Example:

4 floating point registers

8 cycles per floating point operation

⇒ ½ issues per cycle!

Overcoming the Lack of Register Names

Floating Point pipelines often cannot be kept filled with small number of registers.

IBM 360 had only 4 Floating Point Registers

Can a microarchitecture use more registers than specified by the ISA without loss of ISA compatibility?

Overcoming the Lack of Register Names


Floating Point pipelines often cannot be kept filled with small number of registers.

IBM 360 had only 4 Floating Point Registers

Can a microarchitecture use more registers than specified by the ISA without loss of ISA compatibility?


Yes, Robert Tomasulo of IBM suggested an ingenious solution in 1967 based on on-the-fly register renaming

Register Renaming



- Decode does register renaming and adds instructions to the issue stage reorder buffer (ROB)
 - ⇒ renaming makes WAR or WAW hazards impossible
- Any instruction in ROB whose RAW hazards have been satisfied can be dispatched.
 - ⇒ Out-of-order or dataflow execution


Dataflow execution



Instruction slot is candidate for execution when:

- •It holds a valid instruction ("use" bit is set)
- •It has not already started execution ("exec" bit is clear)


Both operands are available (p1 and p2 are set)



1	LD	F2,	34(R2)	
2	LD	F4,	45(R3)	
3	MULTD	F6,	F4,	F2
4	SUBD	F8,	F2,	F2
5	DIVD	F4,	F2,	F8
6	ADDD	F10,	F6,	F4

- When are names in sources replaced by data?
- When can a name be reused?

An example




1	LD	F2,	34(R2)	
2	LD	F4,	45(R3)	
3	MULTD	F6,	F4,	F2
4	SUBD	F8,	F2,	F2
5	DIVD	F4,	F2,	F8
6	ADDD	F10,	F6,	F4

• When are names in sources replaced by data?

Whenever an FU produces data

When can a name be reused?




1	LD	F2,	34(R2)	
2	LD	F4,	45(R3)	
3	MULTD	F6,	F4,	F2
4	SUBD	F8,	F2,	F2
5	DIVD	F4,	F2,	F8
6	ADDD	F10,	F6,	F4

• When are names in sources replaced by data?

Whenever an FU produces data

• When can a name be reused?

Whenever an instruction completes




1	LD	F2,	34(R2)	
2	LD	F4,	45(R3)	
3	MULTD	F6,	F4,	F2
4	SUBD	F8,	F2,	F2
5	DIVD	F4,	F2,	F8
6	ADDD	F10,	F6,	F4

• When are names in sources replaced by data?

Whenever an FU produces data

When can a name be reused?
 Whenever an instruction completes



1	LD	F2,	34(R2)	
2	LD	F4,	45(R3)	
3	MULTD	F6,	F4,	F2
4	SUBD	F8,	F2,	F2
5	DIVD	F4,	F2,	F8
6	ADDD	F10,	F6,	F4

• When are names in sources replaced by data?

Whenever an FU produces data

When can a name be reused?
 Whenever an instruction completes


Reorder buffer Renaming table data Ins# use exec op p1 src1 p2 src2 F1 t_1 LD t_2 F2 **†1** t_3 F3 t_4 F4 t_5 F5 F6 F7 F8 data (v_i) / tag (t_i)

1	LD	F2,	34(R2)	
2	LD	F4,	45(R3)	
3	MULTD	F6,	F4,	F2
4	SUBD	F8,	F2,	F2
5	DIVD	F4,	F2,	F8
6	ADDD	F10,	F6,	F4

• When are names in sources replaced by data?

Whenever an FU produces data

When can a name be reused?
 Whenever an instruction completes




1	LD	F2,	34(R2)	
2	LD	F4,	45(R3)	
3	MULTD	F6,	F4,	F2
4	SUBD	F8,	F2,	F2
5	DIVD	F4,	F2,	F8
6	ADDD	F10,	F6,	F4

• When are names in sources replaced by data?

Whenever an FU produces data

When can a name be reused?
 Whenever an instruction completes

An example




1	LD	F2,	34(R2)	
2	LD	F4,	45(R3)	
3	MULTD	F6,	F4,	F2
4	SUBD	F8,	F2,	F2
5	DIVD	F4,	F2,	F8
6	ADDD	F10,	F6,	F4

• When are names in sources replaced by data?

Whenever an FU produces data

When can a name be reused?
 Whenever an instruction completes




1	LD	F2,	34(R2)	
2	LD	F4,	45(R3)	
3	MULTD	F6,	F4,	F2
4	SUBD	F8,	F2,	F2
5	DIVD	F4,	F2,	F8
6	ADDD	F10,	F6,	F4

• When are names in sources replaced by data?

Whenever an FU produces data

When can a name be reused?
 Whenever an instruction completes

An example




1	LD	F2,	34(R2)	
2	LD	F4,	45(R3)	
3	MULTD	F6,	F4,	F2
4	SUBD	F8,	F2,	F2
5	DIVD	F4,	F2,	F8
6	ADDD	F10,	F6,	F4

• When are names in sources replaced by data?

Whenever an FU produces data

When can a name be reused?
 Whenever an instruction completes

An example




1	LD	F2,	34(R2)	
2	LD	F4,	45(R3)	
3	MULTD	F6,	F4,	F2
4	SUBD	F8,	F2,	F2
5	DIVD	F4,	F2,	F8
6	ADDD	F10,	F6,	F4

• When are names in sources replaced by data?

Whenever an FU produces data

When can a name be reused?
 Whenever an instruction completes

An example




1	LD	F2,	34(R2)	
2	LD	F4,	45(R3)	
3	MULTD	F6,	F4,	F2
4	SUBD	F8,	F2,	F2
5	DIVD	F4,	F2,	F8
6	ADDD	F10,	F6,	F4

• When are names in sources replaced by data?

Whenever an FU produces data

When can a name be reused?
 Whenever an instruction completes

An example




1	LD	F2,	34(R2)	
2	LD	F4,	45(R3)	
3	MULTD	,	F4,	F2
4		F8,	F2,	F2
5	DIVD	F4,	F2,	F8
6	ADDD	F10,	F6,	F4

• When are names in sources replaced by data?

Whenever an FU produces data

When can a name be reused?
 Whenever an instruction completes

An example




1	LD	F2,	34(R2)	
2	LD	F4,	45(R3)	
3	MULTD	F6,	F4,	F2
4	SUBD	F8,	F2,	F2
5	DIVD	F4,	F2,	F8
6	ADDD	F10,	F6,	F4

• When are names in sources replaced by data?

Whenever an FU produces data

When can a name be reused?
 Whenever an instruction completes

An example




1	LD	F2,	34(R2)	
2	LD	F4,	45(R3)	
3	MULTD	F6,	F4,	F2
4	SUBD	F8,	F2,	F2
5	DIVD	F4,	F2,	F8
6	ADDD	F10,	F6,	F4

• When are names in sources replaced by data?

Whenever an FU produces data

When can a name be reused?
 Whenever an instruction completes

An example




1	LD	F2,	34(R2)	
2	LD	F4,	45(R3)	
3	MULTD	F6,	F4,	F2
4	SUBD	F8,	F2,	F2
5	DIVD	F4,	F2,	F8
6	ADDD	F10,	F6,	F4

• When are names in sources replaced by data?

Whenever an FU produces data

When can a name be reused?
 Whenever an instruction completes

An example




1	LD	F2,	34(R2)	
2	LD	F4,	45(R3)	
3	MULTD	F6,	F4,	F2
4	SUBD	F8,	F2,	F2
5	DIVD	F4,	F2,	F8
6	ADDD	F10,	F6,	F4

• When are names in sources replaced by data?

Whenever an FU produces data

When can a name be reused?
 Whenever an instruction completes




1	LD	F2,	34(R2)	
2	LD	F4,	45(R3)	
3	MULTD	F6,	F4,	F2
4	SUBD	F8,	F2,	F2
5	DIVD	F4,	F2,	F8
6	ADDD	F10,	F6,	F4

• When are names in sources replaced by data?

Whenever an FU produces data

• When can a name be reused?
Whenever an instruction completes

An example




1	LD	F2,	34(R2)	
2	LD	F4,	45(R3)	
3	MULTD	F6,	F4,	F2
4	SUBD	F8,	F2,	F2
5	DIVD	F4,	F2,	F8
6	ADDD	F10,	F6,	F4

• When are names in sources replaced by data?

Whenever an FU produces data

When can a name be reused?
 Whenever an instruction completes




1	LD	F2,	34(R2)	
2	LD	F4,	45(R3)	
3	MULTD	F6,	F4,	F2
4	SUBD	F8,	F2,	F2
5	DIVD	F4,	F2,	F8
6	ADDD	F10,	F6,	F4

• When are names in sources replaced by data?

Whenever an FU produces data

When can a name be reused?
 Whenever an instruction completes




1	LD	F2,	34(R2)	
2	LD	F4,	45(R3)	
3	MULTD	F6,	F4,	F2
4	SUBD	F8,	F2,	F2
5	DIVD	F4,	F2,	F8
6	ADDD	F10,	F6,	F4

• When are names in sources replaced by data?

Whenever an FU produces data


When can a name be reused?
 Whenever an instruction completes

Data-Driven Execution




- Instruction template (i.e., tag t) is allocated by the Decode stage, which also stores the tag in the reg file
- When an instruction completes, its tag is deallocated

Data-Driven Execution



- Instruction template (i.e., tag t) is allocated by the Decode stage, which also stores the tag in the reg file
- When an instruction completes, its tag is deallocated

Simplifying Allocation/Deallocation




Instruction buffer is managed circularly

- •"exec" bit is set when instruction begins execution
- •When an instruction completes its "use" bit is marked free
- ptr₂ is incremented only if the "use" bit is marked free

IBM 360/91 Floating Point Unit

R. M. Tomasulo, 1967



March 12, 2014

Sanchez & Emer

Renaming and Out-of-order execution was first implemented in 1969 in IBM 360/91 but did not show up in the subsequent models until midnineties.

Why?

Renaming and Out-of-order execution was first implemented in 1969 in IBM 360/91 but did not show up in the subsequent models until midnineties.

Why?

1. Effective on a very small class of programs

Renaming and Out-of-order execution was first implemented in 1969 in IBM 360/91 but did not show up in the subsequent models until midnineties.

Why?

- 1. Effective on a very small class of programs
- 2. Did not address the memory latency problem which turned out be a much bigger issue than FU latency
- 3. Made exceptions imprecise

Renaming and Out-of-order execution was first implemented in 1969 in IBM 360/91 but did not show up in the subsequent models until midnineties.

Why?

- 1. Effective on a very small class of programs
- 2. Did not address the memory latency problem which turned out be a much bigger issue than FU latency
- 3. Made exceptions imprecise

One more problem needed to be solved

Renaming and Out-of-order execution was first implemented in 1969 in IBM 360/91 but did not show up in the subsequent models until midnineties.

Why?

- 1. Effective on a very small class of programs
- 2. Did not address the memory latency problem which turned out be a much bigger issue than FU latency
- 3. Made exceptions imprecise

One more problem needed to be solved

Control transfers

Renaming and Out-of-order execution was first implemented in 1969 in IBM 360/91 but did not show up in the subsequent models until midnineties.

Why?

- 1. Effective on a very small class of programs
- 2. Did not address the memory latency problem which turned out be a much bigger issue than FU latency
- 3. Made exceptions imprecise

One more problem needed to be solved

Control transfers

More on this in the next lecture

Precise Exceptions

Exceptions are relatively unlikely events that need special processing, but where adding explicit control flow instructions is not desired, e.g., divide by 0, page fault

Exceptions can be viewed as an implicit conditional subroutine call that is inserted between two instructions.

Therefore, it must appear as if the exception is taken between two instructions (say I_i and I_{i+1})

- the effect of all instructions up to and including I_i is complete
- no effect of any instruction after I_i has taken place

The handler either aborts the program or restarts it at I_{i+1} .

I_1	DIVD	f6,	f6,	f4
I_2^-	LD	f2,	45(r	3)
I_3^-	MULTD	f0,	f2,	f4
I_4	DIVD	f8,	f6,	f2
I_5	SUBD	f10,	f0,	f6
I_6	ADDD	f6,	f8,	f2

out-of-order comp 1 2 <u>2</u> 3 <u>1</u> 4 <u>3</u> 5 <u>5</u> <u>4</u> 6 <u>6</u>

I_1	DIVD	f6,	f6,	f4
I_2^-	LD	f2,	45(r	3)
I_3^-	MULTD	f0,	f2,	f4
I_{4}	DIVD	f8,	f6,	f2
I_5	SUBD	f10,	f0,	f6
I_6	ADDD	f6,	f8,	f2

out-of-order comp 1 2 <u>2</u> 3 <u>1</u> 4 <u>3</u> 5 <u>5</u> <u>4</u> 6 <u>6</u>

Consider exceptions

DIVD	f6,	f6,	f4
LD	f2,	45(r3	3)
MULTD	f0,	f2,	f4
DIVD	f8,	f6,	f2
SUBD	f10,	fO,	f6
ADDD	f6,	f8,	f2
	LD MULTD DIVD SUBD	LD f2, MULTD f0, DIVD f8, SUBD f10,	LD f2, 45(r3) MULTD f0, f2, DIVD f8, f6, SUBD f10, f0,

out-of-order comp 1 2 $\underline{2}$ 3 $\underline{1}$ 4 $\underline{3}$ 5 $\underline{5}$ $\underline{4}$ 6 $\underline{6}$

Consider exceptions

I_1	DIVD	f6,	f6,	f4
I_2^-	LD	f2,	45(r	3)
I_3^-	MULTD	f0,	f2,	f4
I_4	DIVD	f8,	f6,	f2
I_5	SUBD	f10,	f0,	f6
I_6	ADDD	f6,	f8,	f2

out-of-order comp 1 2 $\underline{2}$ 3 $\underline{1}$ 4 $\underline{3}$ 5 $\underline{5}$ $\underline{4}$ 6 $\underline{6}$ Consider exceptions

DIVD	f6,	f6,	f4
LD	f2,	45(r3	3)
MULTD	f0,	f2,	f4
DIVD	f8,	f6,	f2
SUBD	f10,	f0,	f6
ADDD	f6,	f8,	f2
	LD MULTD DIVD SUBD	LD f2, MULTD f0, DIVD f8, SUBD f10,	LD f2, 45(r3) MULTD f0, f2, DIVD f8, f6, SUBD f10, f0,

out-of-order comp 1 2 $\underline{2}$ 3 $\underline{1}$ 4 $\underline{3}$ 5 $\underline{5}$ $\underline{4}$ 6 $\underline{6}$ Consider exceptions

I_1	DIVD	f6,	f6,	f4
I_2^-	LD	f2,	45(r	3)
I_3^-	MULTD	f0,	f2,	f4
I_{4}	DIVD	f8,	f6,	f2
I_5	SUBD	f10,	f0,	f6
I_6	ADDD	f6,	f8,	f2

out-of-order comp 1 2 $\underline{2}$ 3 $\underline{1}$ 4 $\underline{3}$ 5 $\underline{5}$ $\underline{4}$ 6 $\underline{6}$ Consider exceptions restore f2 restore f10

DIVD

T.

Consider exceptions

<u>6</u>
ore f10

f6

f6

f4

Precise exceptions are difficult to implement at high speed
- want to start execution of later instructions before
exception checks finished on earlier instructions

Exceptions create a dependence on the value of the next PC

- Exceptions create a dependence on the value of the next PC
- Options for handling this dependence:

- Exceptions create a dependence on the value of the next PC
- Options for handling this dependence:
 - Stall

- Exceptions create a dependence on the value of the next PC
- Options for handling this dependence:

• Stall No

- Exceptions create a dependence on the value of the next PC
- Options for handling this dependence:
 - Stall No
 - Bypass

- Exceptions create a dependence on the value of the next PC
- Options for handling this dependence:
 - No Stall
 - No Bypass

- Exceptions create a dependence on the value of the next PC
- Options for handling this dependence:
 - Stall No
 - Bypass
 No
 - Find something else to do

- Exceptions create a dependence on the value of the next PC
- Options for handling this dependence:

• Stall No

• Bypass No

Find something else to do No

- Exceptions create a dependence on the value of the next PC
- Options for handling this dependence:

• Stall No

• Bypass No

- Find something else to do No
- Change the architecture

- Exceptions create a dependence on the value of the next PC
- Options for handling this dependence:

 Stall No

No Bypass

 Find something else to do No

Sometimes: Alpha, Multiflow Change the architecture

Sanchez & Emer March 12, 2014

- Exceptions create a dependence on the value of the next PC
- Options for handling this dependence:

• Stall No

Bypass
 No

Find something else to do No

Change the architecture Sometimes: Alpha, Multiflow

Speculate!

- Exceptions create a dependence on the value of the next PC
- Options for handling this dependence:

•	Stall	No
•	Bypass	No
•	Find something else to do	No

• Change the architecture Sometimes: Alpha, Multiflow

Speculate! Most common approach!

- Exceptions create a dependence on the value of the next PC
- Options for handling this dependence:

 Stall 	No
 Bypass 	No
 Find something else to do 	No
 Change the architecture 	Sometimes: Alpha, Multiflow
Speculate!	Most common approach!

How can we handle rollback on mis-speculation

- Exceptions create a dependence on the value of the next PC
- Options for handling this dependence:

• Stall	No
Bypass	No
 Find something else to do 	No
 Change the architecture 	Sometimes: Alpha, Multiflow
• Speculate!	Most common approach!

How can we handle rollback on mis-speculation

Delay state update until commit on speculated instructions

- Exceptions create a dependence on the value of the next PC
- Options for handling this dependence:


• Stall	No
 Bypass 	No
 Find something else to do 	No
 Change the architecture 	Sometimes: Alpha, Multiflow
Speculate!	Most common approach!

How can we handle rollback on mis-speculation


Delay state update until commit on speculated instructions


Note: earlier exceptions must override later ones


Phases of Instruction Execution





Exception Handling (In-Order Five-Stage Pipeline)



















Exception Handling (In-Order Five-Stage Pipeline) Commit Point : Inst. Data: Decode Е P(D Μ Mem. Mem Overflow Illegal Data Addr PC Address **Exceptions** Opcode Except Exc Exc Exc Cause **EPC**


Hold exception flags in pipeline until commit point (M stage)




- If exception at commit:
 - update Cause/EPC registers
 - kill all stages
 - fetch at handler PC



- If exception at commit:
 - update Cause/EPC registers
 - kill all stages
 - fetch at handler PC



- If exception at commit:
 - update Cause/EPC registers
 - kill all stages
 - fetch at handler PC



- •If exception at commit:
 - update Cause/EPC registers
 - kill all stages
 - fetch at handler PC

Exception Handling (In-Order Five-Stage Pipeline) Commit Point : Inst. Data: Decode Ε P(D M Mem. Mem Overflow PC Address Illegal Data Addr Kill **Exceptions** Opcode Except Writeback Exc Exc Exc Cause **EPC** Select Kill F Kill D Kill E Handler Stage Stage Stage PC

Hold exception flags in pipeline until commit point (M stage)

- •If exception at commit:
 - update Cause/EPC registers
 - kill all stages
 - fetch at handler PC

Inject external interrupts at commit point


Exception Handling (In-Order Five-Stage Pipeline) Commit Point : Inst. Data: Decode Ε P(D M Mem. Mem Overflow PC Address Illegal Data Addr Kill **Exceptions** Opcode Except Writeback Exc Exc Exc Cause Asynchronous *Interrupts* **EPC** Select Kill F Kill D Kill E Handler Stage Stage Stage PC

Hold exception flags in pipeline until commit point (M stage)

- •If exception at commit:
 - update Cause/EPC registers
 - kill all stages
 - fetch at handler PC

Inject external interrupts at commit point


In-Order Commit for Precise Exceptions



- Instructions fetched and decoded into instruction reorder buffer in-order
- Execution is out-of-order (⇒ out-of-order completion)
- *Commit* (write-back to architectural state, i.e., regfile & memory, is in-order

Temporary storage needed to hold results before commit (shadow registers and store buffers)

Extensions for Precise Exceptions




Reorder buffer

- add <pd, dest, data, cause> fields in the instruction template
- commit instructions to reg file and memory in program order ⇒ buffers can be maintained circularly
- on exception, clear reorder buffer by resetting ptr₁=ptr₂ (stores must wait for commit before updating memory)


March 12, 2014

Rollback and Renaming



Register file does not contain renaming tags any more. How does the decode stage find the tag of a source register?

Rollback and Renaming




Register file does not contain renaming tags any more.

How does the decode stage find the tag of a source register?

Search the "dest" field in the reorder buffer


Search the dest held in the reorder burier

Renaming Table



Renaming table is a cache to speed up register name lookup. It needs to be cleared after each exception taken. When else are valid bits cleared?

Renaming Table



Renaming table is a cache to speed up register name lookup. It needs to be cleared after each exception taken.

When else are valid bits cleared? Control transfers


Physical Register Files

- Reorder buffers are space inefficient a data value may be stored in multiple places in the reorder buffer
- idea keep all data values in a physical register file
 - Tag represents the name of the data value and name of the physical register that holds it
 - Reorder buffer contains only tags

Thus, 64 data values may be replaced by 8-bit tags for a 256 element physical register file

More on this in later lectures ...

Branch Penalty



Branch Penalty

Next fetch PC started Fetch I-cache How many instructions Fetch need to be killed on a Buffer Decode misprediction? Issue Buffer Modern processors may have > 10 pipeline stages Execute Func. between nextPC calculation Units and branch resolution! Results Branch executed Buffer Commit next lecture: Branch prediction & Arch. Speculative execution State