




What does this
WW2 poster
have in common
with pipelined
processors?





What does this
WW2 poster
have in common
with pipelined
processors?





What does this
WW2 poster
have in common
with pipelined
processors?






Speculative Execution

Daniel Sanchez

Computer Science and Artificial Intelligence Laboratory
M.I.T.


<http://www.csg.csail.mit.edu/6.823>

Speculative Execution Recipe



Why might one use old values?

Speculative Execution Recipe



Why might one use old values?

O-O-O WAR hazards

Value Management Strategies

Value Management Strategies

Greedy (or Eager) Update:

- Update value in place, and
- Maintain a log of old values to use for recovery.

Value Management Strategies

Greedy (or Eager) Update:

- Update value in place, and
- Maintain a log of old values to use for recovery.

Lazy Update:

- Buffer new value leaving old value in place.
- Replace old value only at ‘commit’ time.

Value Management Strategies

Greedy (or Eager) Update:

- Update value in place, and
- Maintain a log of old values to use for recovery.

Lazy Update:

- Buffer new value leaving old value in place.
- Replace old value only at ‘commit’ time.

Why leave an old value in place?

Value Management Strategies

Greedy (or Eager) Update:

- Update value in place, and
- Maintain a log of old values to use for recovery.


Lazy Update:

- Buffer new value leaving old value in place.
- Replace old value only at ‘commit’ time.

Why leave an old value in place?

- Old value can be used after new value is generated
- Simplified recovery


Exception Handling (In-Order Five-Stage Pipeline)



Strategy for PC?

Strategy for Registers?

Exception Handling (In-Order Five-Stage Pipeline)




Strategy for PC?

Greedy – update immediately

Strategy for Registers?

Exception Handling (In-Order Five-Stage Pipeline)



Strategy for PC?

Greedy – update immediately

Strategy for Registers?

Lazy – update at commit

Misprediction Recovery

In-order execution machines:

- Guarantee no instruction issued after branch can write-back before branch resolves by keeping values in the pipeline
- Kill all values from all instructions in pipeline behind mispredicted branch

Misprediction Recovery

In-order execution machines:

- Guarantee no instruction issued after branch can write-back before branch resolves by keeping values in the pipeline
- Kill all values from all instructions in pipeline behind mispredicted branch

Out-of-order execution?

Misprediction Recovery

In-order execution machines:

- Guarantee no instruction issued after branch can write-back before branch resolves by keeping values in the pipeline
- Kill all values from all instructions in pipeline behind mispredicted branch


Out-of-order execution?

- Multiple instructions following branch in program order can generate new values before branch resolves

Data-Driven Execution

*Renaming
table &
reg file*

*Reorder
buffer*




Basic Operation:

- Enter op and tag or data (if known) for each source
- Replace tag with data as it becomes available
- Issue instruction when all sources are available
- Save dest data when operation finishes

Rollback and Renaming


*Register File
(now holds only
committed state)*



Register file does not contain renaming tags any more.
How does the decode stage find the tag of a source register?

Rollback and Renaming

*Register File
(now holds only
committed state)*




Register file does not contain renaming tags any more.

How does the decode stage find the tag of a source register?

Search the "dest" field in the reorder buffer

Renaming Table




Renaming table is a cache to speed up register name look up.

Valid bits are cleared on exceptions and when else?

After being cleared, when can instructions be added to ROB?


Renaming Table



Renaming table is a cache to speed up register name look up.

Valid bits are cleared on exceptions and when else? *Branch mispredicts*
After being cleared, when can instructions be added to ROB?


Renaming Table




Renaming table is a cache to speed up register name look up.

Valid bits are cleared on exceptions and when else? *Branch mispredicts*
After being cleared, when can instructions be added to ROB? *After drain*


Recovering ROB/Renaming Table



Recovering ROB/Renaming Table



Recovering ROB/Renaming Table



Take snapshot of register rename table at each predicted branch, recover earlier snapshot if branch mispredicted

Map Table Recovery - Snapshots

Speculative value management of microarchitectural state

	Reg Map	V
R0	T20	X
R1	T08	
R2	T45	X
R3	T128	X
•		
R30	T54	
R31	T88	X

Map Table Recovery - Snapshots

Speculative value management of microarchitectural state

	Reg Map	V
R0	T20	X
R1	T08	
R2	T45	X
R3	T128	X
•		
R30	T54	
R31	T88	X

	Snap Map	V
	T20	X
	T08	
	T45	X
	T128	X
•		
	T54	
	T88	X

Map Table Recovery - Snapshots

Speculative value management of microarchitectural state

	Reg Map	V
R0	T20	X
R1	T73	X
R2	T45	X
R3	T128	X
•		
R30	T54	
R31	T88	X

	Snap Map	V
	T20	X
	T08	
	T45	X
	T128	X
•		
	T54	
	T88	X

Map Table Recovery - Snapshots

Speculative value management of microarchitectural state

	Reg Map	V
R0	T20	X
R1	T73	X
R2	T45	X
R3	T128	
•		
R30	T54	
R31	T88	X

	Snap Map	V
	T20	X
	T08	
	T45	X
	T128	X
•		
	T54	
	T88	X

Map Table Recovery - Snapshots

Speculative value management of microarchitectural state

	Reg Map	V	Snap Map V	Snap Map V
R0	T20	X	T20	X
R1	T73	X	T73	X
R2	T45	X	T45	X
R3	T128		T128	
	⋮		⋮	⋮
R30	T54		T54	
R31	T88	X	T88	X

Map Table Recovery - Snapshots

Speculative value management of microarchitectural state

	Reg Map	V	Snap Map V	Snap Map V
R0	T20	X	T20	X
R1	T73	X	T73	X
R2	T45	X	T45	X
R3	T128		T128	
	⋮		⋮	⋮
R30	T54		T54	
R31	T88	X	T88	X

What kind of value management is this?

Map Table Recovery - Snapshots

Speculative value management of microarchitectural state

	Reg Map	V	Snap Map V	Snap Map V
R0	T20	X	T20	X
R1	T73	X	T73	X
R2	T45	X	T45	X
R3	T128		T128	
	⋮		⋮	⋮
R30	T54		T54	
R31	T88	X	T88	X

What kind of value management is this?

Greedy!!


Branch Predictor Recovery



Branch Predictor Recovery


- 1-Bit Counter Recovery

PC




Branch Predictor Recovery

- 1-Bit Counter Recovery




Branch Predictor Recovery

- 1-Bit Counter Recovery




- 2-Bit Counter Recovery




Branch Predictor Recovery

- 1-Bit Counter Recovery




- 2-Bit Counter Recovery




Branch Predictor Recovery

- 1-Bit Counter Recovery



- 2-Bit Counter Recovery




- Global History Recovery


10101010

Branch Predictor Recovery


- 1-Bit Counter Recovery



- 2-Bit Counter Recovery




- Global History Recovery




Greedy

Branch Predictor Recovery


- 1-Bit Counter Recovery



- 2-Bit Counter Recovery




- Global History Recovery




Greedy

- Local History Recovery




Branch Predictor Recovery

- 1-Bit Counter Recovery



- 2-Bit Counter Recovery



- Global History Recovery

10101010

Greedy


- Local History Recovery

PC ↓

10101010
01010101

Greedy !!

O-o-O Execution with ROB




Basic Operation:

- Enter op and tag or data (if known) for each source
- Replace tag with data as it becomes available
- Issue instruction when all sources are available
- Save dest data when operation finishes
- Commit saved dest data when instruction commits


Unified Physical Register File

(MIPS R10K, Alpha 21264, Pentium 4)



- One regfile for both *committed* and *speculative* values (no data in ROB)
- During decode, instruction result allocated new physical register, source regs translated to physical regs through rename table
- Instruction reads data from regfile at start of execute (not in decode)
- Write-back updates reg. busy bits on instructions in ROB (assoc. search)
- Snapshots of rename table taken at every branch to recover mispredicts
- On exception, renaming undone in reverse order of issue (*MIPS R10000*)

Speculative & Out-of-Order Execution



Lifetime of Physical Registers


- Physical regfile holds committed and speculative values
- Physical registers decoupled from ROB entries (*no data in ROB*)

- a) ld **r1**, (r3)
- b) add r3, r1, #4
- c) sub **r1**, r3, r9
- d) add **r3**, r1, r7
- e) ld r6, (r1)
- f) add r8, r6, r3
- g) st r8, (r1)
- h) ld **r3**, (r11)

Lifetime of Physical Registers

- Physical regfile holds committed and speculative values
- Physical registers decoupled from ROB entries (*no data in ROB*)

- a) Id **r1**, (r3)
- b) add r3, r1, #4
- c) sub **r1**, r3, r9
- d) add **r3**, r1, r7
- e) Id r6, (r1)
- f) add r8, r6, r3
- g) st r8, (r1)
- h) Id **r3**, (r11)



Lifetime of Physical Registers

- Physical regfile holds committed and speculative values
- Physical registers decoupled from ROB entries (*no data in ROB*)

a)	Id r1 , (r3)	Id P1, (Px)
b)	add r3, r1, #4	add P2, P1, #4
c)	sub r1 , r3, r9	sub P3, P2, Py
d)	add r3 , r1, r7	add P4, P3, Pz
e)	Id r6, (r1)	Id P5, (P3)
f)	add r8, r6, r3	add P6, P5, P4
g)	st r8, (r1)	st P6, (P3)
h)	Id r3 , (r11)	Id P7, (Pw)

Rename

Lifetime of Physical Registers

- Physical regfile holds committed and speculative values
- Physical registers decoupled from ROB entries (*no data in ROB*)

a)	ld r1 , (r3)	ld P1, (Px)
b)	add r3, r1, #4	add P2, P1, #4
c)	sub r1 , r3, r9	sub P3, P2, Py
d)	add r3 , r1, r7	add P4, P3, Pz
e)	ld r6, (r1)	ld P5, (P3)
f)	add r8, r6, r3	add P6, P5, P4
g)	st r8, (r1)	st P6, (P3)
h)	ld r3 , (r11)	ld P7, (Pw)

Rename

When can we reuse a physical register?

Lifetime of Physical Registers

- Physical regfile holds committed and speculative values
- Physical registers decoupled from ROB entries (*no data in ROB*)

a)	Id r1 , (r3)	Id P1, (Px)
b)	add r3, r1, #4	add P2, P1, #4
c)	sub r1 , r3, r9	sub P3, P2, Py
d)	add r3 , r1, r7	add P4, P3, Pz
e)	Id r6, (r1)	Id P5, (P3)
f)	add r8, r6, r3	add P6, P5, P4
g)	st r8, (r1)	st P6, (P3)
h)	Id r3 , (r11)	Id P7, (Pw)

Rename

When can we reuse a physical register?

When next write to same architectural register commits

Physical Register Management

Rename Table	
R0	
R1	P8
R2	
R3	P7
R4	
R5	
R6	P5
R7	P6

ROB

use	ex	op	p1	PR1	p2	PR2	Rd	LPRd	PRd

Physical Regs

P0		
P1		
P2		
P3		
P4		
P5	<R6>	p
P6	<R7>	p
P7	<R3>	p
P8	<R1>	p
Pn		

Free List

P0
P1
P3
P2
P4

ld r1, 0(r3)
add r3, r1, #4
sub r6, r7, r6
add r3, r3, r6
ld r6, 0(r1)

(LPRd requires third read port on Rename Table for each instruction)

Physical Register Management

*Rename
Table*

R0	
R1	P8
R2	
R3	P7
R4	
R5	
R6	P5
R7	P6

ROB

use	ex	op	p1	PR1	p2	PR2	Rd	LPRd	PRd

Physical Regs


P0		
P1		
P2		
P3		
P4		
P5	<R6>	p
P6	<R7>	p
P7	<R3>	p
P8	<R1>	p
Pn		

Free List

P0
P1
P3
P2
P4

ld r1, 0(r3)
add r3, r1, #4
sub r6, r7, r6
add r3, r3, r6
ld r6, 0(r1)

Physical Register Management



use	ex	op	p1	PR1	p2	PR2	Rd	LPRd	PRd

Physical Register Management

Rename Table	
R0	
R1	P8
R2	
R3	P7
R4	
R5	
R6	P5
R7	P6

ROB

use	ex	op	p1	PR1	p2	PR2	Rd	LPRd	PRd
x		ld					r1		

Physical Regs


P0		
P1		
P2		
P3		
P4		
P5	<R6>	p
P6	<R7>	p
P7	<R3>	p
P8	<R1>	p
Pn		

Free List

P0
P1
P3
P2
P4

→ Id r1, 0(r3)
 add r3, r1, #4
 sub r6, r7, r6
 add r3, r3, r6
 ld r6, 0(r1)

Physical Register Management



Physical Register Management

Rename Table

R0	
R1	P8
R2	
R3	P7
R4	
R5	
R6	P5
R7	P6

Physical Regs

P0		
P1		
P2		
P3		
P4		
P5	<R6>	p
P6	<R7>	p
P7	<R3>	p
P8	<R1>	p
Pn		

Free List


P0
P1
P3
P2
P4

→ Id r1, 0(r3)
add r3, r1, #4
sub r6, r7, r6
add r3, r3, r6
Id r6, 0(r1)

ROB

use	ex	op	p1	PR1	p2	PR2	Rd	LPRd	PRd
x		Id		P7			r1		

Physical Register Management



Physical Register Management

Rename Table

R0	
R1	P8
R2	
R3	P7
R4	
R5	
R6	P5
R7	P6

ROB

use	ex	op	p1	PR1	p2	PR2	Rd	LPRd	PRd
x		ld	p	P7			r1		

Physical Regs


P0	
P1	
P2	
P3	
P4	
P5	<R6>
P6	<R7>
P7	<R3>
P8	<R1>
Pn	

Free List

P0
P1
P3
P2
P4


→ Id r1, 0(r3)
 add r3, r1, #4
 sub r6, r7, r6
 add r3, r3, r6
 ld r6, 0(r1)

Physical Register Management




→ Id r1, 0(r3)
 add r3, r1, #4
 sub r6, r7, r6
 add r3, r3, r6
 ld r6, 0(r1)


Physical Register Management



Physical Register Management



Physical Register Management



use	ex	op	p1	PR1	p2	PR2	Rd	LPRd	PRd
x		ld	p	P7			r1	P8	

Physical Register Management

*Rename
Table*

R0	
R1	X P0
R2	
R3	P7
R4	
R5	
R6	P5
R7	P6

ROB

use	ex	op	p1	PR1	p2	PR2	Rd	LPRd	PRd
x		Id	p	P7			r1	P8	P0

Physical Regs


P0	
P1	
P2	
P3	
P4	
P5	<R6>
P6	<R7>
P7	<R3>
P8	<R1>
Pn	

Free List

P0
P1
P3
P2
P4

→ Id r1, 0(r3)
add r3, r1, #4
sub r6, r7, r6
add r3, r3, r6
Id r6, 0(r1)

Physical Register Management



use	ex	op	p1	PR1	p2	PR2	Rd	LPRd	PRd
x		Id	p	P7			r1	P8	P0

Physical Register Management

*Rename
Table*

R0	
R1	P0
R2	
R3	P7
R4	
R5	
R6	P5
R7	P6

ROB

use	ex	op	p1	PR1	p2	PR2	Rd	LPRd	PRd
x		ld	p	P7			r1	P8	P0

Physical Regs

P0	
P1	
P2	
P3	
P4	
P5	<R6>
P6	<R7>
P7	<R3>
P8	<R1>
Pn	

Free List

P0
P1
P3
P2
P4

ld r1, 0(r3)
 add r3, r1, #4
 sub r6, r7, r6
 add r3, r3, r6
 ld r6, 0(r1)

Physical Register Management

Rename Table

R0	
R1	P0
R2	
R3	P7
R4	
R5	
R6	P5
R7	P6

ROB

use	ex	op	p1	PR1	p2	PR2	Rd	LPRd	PRd
x		ld	p	P7			r1	P8	P0

Physical Regs

P0	
P1	
P2	
P3	
P4	
P5	<R6>
P6	<R7>
P7	<R3>
P8	<R1>
Pn	

Free List

P0
P1
P3
P2
P4

ld r1, 0(r3)
 → add r3, r1, #4
 sub r6, r7, r6
 add r3, r3, r6
 ld r6, 0(r1)

Physical Register Management

Rename Table

R0	
R1	P0
R2	
R3	P7
R4	
R5	
R6	P5
R7	P6

ROB

use	ex	op	p1	PR1	p2	PR2	Rd	LPRd	PRd
x		ld	p	P7			r1	P8	P0
x		add		P0			r3		

Physical Regs


P0	
P1	
P2	
P3	
P4	
P5	<R6>
P6	<R7>
P7	<R3>
P8	<R1>
Pn	

Free List

P0
P1
P3
P2
P4

ld r1, 0(r3)
 → add r3, r1, #4
 sub r6, r7, r6
 add r3, r3, r6
 ld r6, 0(r1)

Physical Register Management



use	ex	op	p1	PR1	p2	PR2	Rd	LPRd	PRd
x		Id	p	P7			r1	P8	P0
x		add		P0			r3		

Physical Register Management

Rename Table

R0	
R1	P0
R2	
R3	P7
R4	
R5	
R6	P5
R7	P6

ROB

use	ex	op	p1	PR1	p2	PR2	Rd	LPRd	PRd
x		ld	p	P7			r1	P8	P0
x		add		P0			r3	P7	

Physical Regs


P0	
P1	
P2	
P3	
P4	
P5	<R6>
P6	<R7>
P7	<R3>
P8	<R1>
Pn	

Free List

P0
P1
P3
P2
P4

ld r1, 0(r3)
 → add r3, r1, #4
 sub r6, r7, r6
 add r3, r3, r6
 ld r6, 0(r1)

Physical Register Management



use	ex	op	p1	PR1	p2	PR2	Rd	LPRd	PRd
x		Id	p	P7			r1	P8	P0
x		add		P0			r3	P7	

Physical Register Management

Rename Table	
R0	
R1	P0
R2	
R3	P1
R4	
R5	
R6	P5
R7	P6

ROB

use	ex	op	p1	PR1	p2	PR2	Rd	LPRd	PRd
x		ld	p	P7			r1	P8	P0
x		add		P0			r3	P7	

Physical Regs

P0		
P1		
P2		
P3		
P4		
P5	<R6>	p
P6	<R7>	p
P7	<R3>	p
P8	<R1>	p
Pn		

Free List

P6	X
P1	
P3	
P2	
P4	

ld r1, 0(r3)
 → add r3, r1, #4
 sub r6, r7, r6
 add r3, r3, r6
 ld r6, 0(r1)

Physical Register Management

Rename Table	
R0	
R1	P0
R2	
R3	P1
R4	
R5	
R6	P5
R7	P6

ROB

use	ex	op	p1	PR1	p2	PR2	Rd	LPRd	PRd
x		ld	p	P7			r1	P8	P0
x		add		P0			r3	P7	P1

Physical Regs

P0		
P1		
P2		
P3		
P4		
P5	<R6>	p
P6	<R7>	p
P7	<R3>	p
P8	<R1>	p
Pn		

Free List

P6	X
P1	
P3	
P2	
P4	

ld r1, 0(r3)
 → add r3, r1, #4
 sub r6, r7, r6
 add r3, r3, r6
 ld r6, 0(r1)

Physical Register Management

Rename Table	
R0	
R1	P0
R2	
R3	P1
R4	
R5	
R6	P5
R7	P6

ROB

use	ex	op	p1	PR1	p2	PR2	Rd	LPRd	PRd
x		ld	p	P7			r1	P8	P0
x		add		P0			r3	P7	P1

Physical Regs

P0		
P1		
P2		
P3		
P4		
P5	<R6>	p
P6	<R7>	p
P7	<R3>	p
P8	<R1>	p
Pn		

Free List

P6	X
P1	X
P3	
P2	
P4	

ld r1, 0(r3)
 → add r3, r1, #4
 sub r6, r7, r6
 add r3, r3, r6
 ld r6, 0(r1)

Physical Register Management

Rename Table

R0	
R1	P0
R2	
R3	P1
R4	
R5	
R6	P5
R7	P6

ROB

use	ex	op	p1	PR1	p2	PR2	Rd	LPRd	PRd
x		ld	p	P7			r1	P8	P0
x		add		P0			r3	P7	P1

Physical Regs

P0	
P1	
P2	
P3	
P4	
P5	<R6>
P6	<R7>
P7	<R3>
P8	<R1>
Pn	

Free List

P6	X
P1	X
P3	
P2	
P4	

ld r1, 0(r3)
 add r3, r1, #4
 sub r6, r7, r6
 add r3, r3, r6
 ld r6, 0(r1)

Physical Register Management

Rename Table

R0	
R1	P0
R2	
R3	P1
R4	
R5	
R6	P5
R7	P6

ROB

use	ex	op	p1	PR1	p2	PR2	Rd	LPRd	PRd
x		ld	p	P7			r1	P8	P0
x		add		P0			r3	P7	P1

Physical Regs

P0	
P1	
P2	
P3	
P4	
P5	<R6>
P6	<R7>
P7	<R3>
P8	<R1>
Pn	

Free List

P6	X
P1	X
P3	
P2	
P4	

ld r1, 0(r3)
 add r3, r1, #4
 → sub r6, r7, r6
 add r3, r3, r6
 ld r6, 0(r1)

Physical Register Management

Rename Table

R0	
R1	P0
R2	
R3	P1
R4	
R5	
R6	P5
R7	P6

ROB

use	ex	op	p1	PR1	p2	PR2	Rd	LPRd	PRd
x		ld	p	P7			r1	P8	P0
x		add		P0			r3	P7	P1
x		sub	p	P6	p	P5	r6		

Physical Regs


P0	
P1	
P2	
P3	
P4	
P5	<R6>
P6	<R7>
P7	<R3>
P8	<R1>
Pn	

Free List

P6	X
P1	X
P3	
P2	
P4	

ld r1, 0(r3)
 add r3, r1, #4
 → sub r6, r7, r6
 add r3, r3, r6
 ld r6, 0(r1)

Physical Register Management



ROB

use	ex	op	p1	PR1	p2	PR2	Rd	LPRd	PRd
x		Id	p	P7			r1	P8	P0
x		add		P0			r3	P7	P1
x		sub	p	P6	p	P5	r6		

Physical Register Management

Rename Table

R0	
R1	P0
R2	
R3	P1
R4	
R5	
R6	P5
R7	P6

ROB

use	ex	op	p1	PR1	p2	PR2	Rd	LPRd	PRd
x		ld	p	P7			r1	P8	P0
x		add		P0			r3	P7	P1
x		sub	p	P6	p	P5	r6	P5	

Physical Regs


P0	
P1	
P2	
P3	
P4	
P5	<R6>
P6	<R7>
P7	<R3>
P8	<R1>
Pn	

Free List

P6	X
P1	X
P3	
P2	
P4	

ld r1, 0(r3)
 add r3, r1, #4
 → sub r6, r7, r6
 add r3, r3, r6
 ld r6, 0(r1)

Physical Register Management



ROB

use	ex	op	p1	PR1	p2	PR2	Rd	LPRd	PRd
x		ld	p	P7			r1	P8	P0
x		add		P0			r3	P7	P1
x		sub	p	P6	p	P5	r6	P5	

Physical Register Management

Rename Table

R0	
R1	P0
R2	
R3	P1
R4	
R5	
R6	P3
R7	P6

ROB

use	ex	op	p1	PR1	p2	PR2	Rd	LPRd	PRd
x		ld	p	P7			r1	P8	P0
x		add		P0			r3	P7	P1
x		sub	p	P6	p	P5	r6	P5	

Physical Regs

P0	
P1	
P2	
P3	
P4	
P5	<R6>
P6	<R7>
P7	<R3>
P8	<R1>
Pn	

Free List

P6	X
P1	X
P3	
P2	
P4	

ld r1, 0(r3)
 add r3, r1, #4
 → sub r6, r7, r6
 add r3, r3, r6
 ld r6, 0(r1)

Physical Register Management

Rename Table

R0	
R1	P0
R2	
R3	P1
R4	
R5	
R6	P3
R7	P6

ROB

use	ex	op	p1	PR1	p2	PR2	Rd	LPRd	PRd
x		ld	p	P7			r1	P8	P0
x		add		P0			r3	P7	P1
x		sub	p	P6	p	P5	r6	P5	P3

Physical Regs

P0	
P1	
P2	
P3	
P4	
P5	<R6>
P6	<R7>
P7	<R3>
P8	<R1>
Pn	

Free List

P6	X
P1	X
P3	
P2	
P4	

ld r1, 0(r3)
 add r3, r1, #4
 → sub r6, r7, r6
 add r3, r3, r6
 ld r6, 0(r1)

Physical Register Management

Rename Table

R0	
R1	X P0
R2	
R3	X P1
R4	
R5	
R6	X P3
R7	P6

Physical Regs

P0	
P1	
P2	
P3	
P4	
P5	<R6>
P6	<R7>
P7	<R3>
P8	<R1>
Pn	

Free List

P6	X
P1	X
P3	X
P2	
P4	
P5	
Pn	

ROB

use	ex	op	p1	PR1	p2	PR2	Rd	LPRd	PRd
x		ld	p	P7			r1	P8	P0
x		add		P0			r3	P7	P1
x		sub	p	P6	p	P5	r6	P5	P3

ld r1, 0(r3)
 add r3, r1, #4
 → sub r6, r7, r6
 add r3, r3, r6
 ld r6, 0(r1)

Physical Register Management

Rename Table

R0	
R1	P0
R2	
R3	P1
R4	
R5	
R6	P3
R7	P6

ROB

use	ex	op	p1	PR1	p2	PR2	Rd	LPRd	PRd
x		ld	p	P7			r1	P8	P0
x		add		P0			r3	P7	P1
x		sub	p	P6	p	P5	r6	P5	P3

Physical Regs

P0	
P1	
P2	
P3	
P4	
P5	<R6>
P6	<R7>
P7	<R3>
P8	<R1>
Pn	

Free List

P6	
P1	
P3	
P2	
P4	

ld r1, 0(r3)
 add r3, r1, #4
 sub r6, r7, r6
 add r3, r3, r6
 ld r6, 0(r1)

Physical Register Management

Rename Table

R0	
R1	P0
R2	
R3	P1
R4	
R5	
R6	P3
R7	P6

Physical Regs

P0	
P1	
P2	
P3	
P4	
P5	<R6>
P6	<R7>
P7	<R3>
P8	<R1>
Pn	

Free List

P6	
P1	
P3	
P2	
P4	

ROB

use	ex	op	p1	PR1	p2	PR2	Rd	LPRd	PRd
x		ld	p	P7			r1	P8	P0
x		add		P0			r3	P7	P1
x		sub	p	P6	p	P5	r6	P5	P3

ld r1, 0(r3)
 add r3, r1, #4
 sub r6, r7, r6
 → add r3, r3, r6
 ld r6, 0(r1)

Physical Register Management

Rename Table

R0	
R1	P0
R2	
R3	P1
R4	
R5	
R6	P3
R7	P6

Physical Regs

P0	
P1	
P2	
P3	
P4	
P5	<R6>
P6	<R7>
P7	<R3>
P8	<R1>
Pn	

Free List


P6	
P1	
P3	
P2	
P4	

ROB

use	ex	op	p1	PR1	p2	PR2	Rd	LPRd	PRd
x		ld	p	P7			r1	P8	P0
x		add		P0			r3	P7	P1
x		sub	p	P6	p	P5	r6	P5	P3
x		add		P1		P3	r3		

ld r1, 0(r3)
 add r3, r1, #4
 sub r6, r7, r6
 → add r3, r3, r6
 ld r6, 0(r1)

Physical Register Management



Physical Register Management

Rename Table

R0	
R1	P0
R2	
R3	P1
R4	
R5	
R6	P3
R7	P6

Physical Regs

P0	
P1	
P2	
P3	
P4	
P5	<R6>
P6	<R7>
P7	<R3>
P8	<R1>
Pn	

Free List


P6	
P1	
P3	
P2	
P4	

ROB

use	ex	op	p1	PR1	p2	PR2	Rd	LPRd	PRd
x		ld	p	P7			r1	P8	P0
x		add		P0			r3	P7	P1
x		sub	p	P6	p	P5	r6	P5	P3
x		add		P1		P3	r3	P1	

ld r1, 0(r3)
 add r3, r1, #4
 sub r6, r7, r6
 → add r3, r3, r6
 ld r6, 0(r1)

Physical Register Management



Physical Register Management

Rename Table

R0	
R1	P0
R2	
R3	P1 P2
R4	
R5	
R6	P3
R7	P6

Physical Regs

P0	
P1	
P2	
P3	
P4	
P5	<R6>
P6	<R7>
P7	<R3>
P8	<R1>
Pn	

Free List

P6	
P1	
P3	
P2	
P4	

ROB

use	ex	op	p1	PR1	p2	PR2	Rd	LPRd	PRd
x		ld	p	P7			r1	P8	P0
x		add		P0			r3	P7	P1
x		sub	p	P6	p	P5	r6	P5	P3
x		add		P1		P3	r3	P1	

ld r1, 0(r3)
 add r3, r1, #4
 sub r6, r7, r6
 → add r3, r3, r6
 ld r6, 0(r1)

Physical Register Management

Rename Table

R0	
R1	P0
R2	
R3	P1 P2
R4	
R5	
R6	P3
R7	P6

Physical Regs

P0	
P1	
P2	
P3	
P4	
P5	<R6>
P6	<R7>
P7	<R3>
P8	<R1>
Pn	

Free List

P6
P1
P3
P2
P4

ROB

use	ex	op	p1	PR1	p2	PR2	Rd	LPRd	PRd
x		ld	p	P7			r1	P8	P0
x		add		P0			r3	P7	P1
x		sub	p	P6	p	P5	r6	P5	P3
x		add		P1		P3	r3	P1	P2

ld r1, 0(r3)
 add r3, r1, #4
 sub r6, r7, r6
 → add r3, r3, r6
 ld r6, 0(r1)

Physical Register Management

Rename Table

R0	
R1	X P0
R2	
R3	X P1 X P2
R4	
R5	
R6	X P3
R7	P6

Physical Regs

P0	
P1	
P2	
P3	
P4	
P5	<R6>
P6	<R7>
P7	<R3>
P8	<R1>
Pn	

Free List

P6	X
P1	X
P3	X
P2	X
P4	

ROB

use	ex	op	p1	PR1	p2	PR2	Rd	LPRd	PRd
x		ld	p	P7			r1	P8	P0
x		add		P0			r3	P7	P1
x		sub	p	P6	p	P5	r6	P5	P3
x		add		P1		P3	r3	P1	P2

ld r1, 0(r3)
 add r3, r1, #4
 sub r6, r7, r6
 → add r3, r3, r6
 ld r6, 0(r1)

Physical Register Management

*Rename
Table*

R0	
R1	P0
R2	
R3	P1 P2
R4	
R5	
R6	P3
R7	P6

Physical Regs

P0		
P1		
P2		
P3		
P4		
P5	<R6>	p
P6	<R7>	p
P7	<R3>	p
P8	<R1>	p
Pn		

Free List

P0	X
P1	X
P2	X
P3	X
P4	
P5	
P6	
P7	
P8	
Pn	

ROB

use	ex	op	p1	PR1	p2	PR2	Rd	LPRd	PRd
x		Id	p	P7			r1	P8	P0
x		add		P0			r3	P7	P1
x		sub	p	P6	p	P5	r6	P5	P3
x		add		P1		P3	r3	P1	P2

ld r1, 0(r3)
 add r3, r1, #4
 sub r6, r7, r6
 add r3, r3, r6
 ld r6, 0(r1)

Physical Register Management

Rename Table

R0	
R1	P0
R2	
R3	P1 P2
R4	
R5	
R6	P3
R7	P6

Physical Regs

P0	
P1	
P2	
P3	
P4	
P5	<R6>
P6	<R7>
P7	<R3>
P8	<R1>
Pn	

Free List

P0
P1
P3
P2
P4

ld r1, 0(r3)
 add r3, r1, #4
 sub r6, r7, r6
 add r3, r3, r6
 → ld r6, 0(r1)

ROB

use	ex	op	p1	PR1	p2	PR2	Rd	LPRd	PRd
x		ld	p	P7			r1	P8	P0
x		add		P0			r3	P7	P1
x		sub	p	P6	p	P5	r6	P5	P3
x		add		P1		P3	r3	P1	P2

Physical Register Management

Rename Table

R0	
R1	P0
R2	
R3	P1 P2
R4	
R5	
R6	P3
R7	P6

Physical Regs

P0	
P1	
P2	
P3	
P4	
P5	<R6>
P6	<R7>
P7	<R3>
P8	<R1>
Pn	

Free List


P0	
P1	
P2	
P3	
P4	
P5	
P6	
P7	
P8	
Pn	

ld r1, 0(r3)
 add r3, r1, #4
 sub r6, r7, r6
 add r3, r3, r6
 → ld r6, 0(r1)

ROB

use	ex	op	p1	PR1	p2	PR2	Rd	LPRd	PRd
x		ld	p	P7			r1	P8	P0
x		add		P0			r3	P7	P1
x		sub	p	P6	p	P5	r6	P5	P3
x		add		P1		P3	r3	P1	P2
x		ld		P0			r6		

Physical Register Management



ROB

use	ex	op	p1	PR1	p2	PR2	Rd	LPRd	PRd
x		Id	p	P7			r1	P8	P0
x		add		P0			r3	P7	P1
x		sub	p	P6	p	P5	r6	P5	P3
x		add		P1		P3	r3	P1	P2
x		Id		P0			r6		

Physical Register Management

Rename Table

R0	
R1	P0
R2	
R3	P1 P2
R4	
R5	
R6	P3
R7	P6

Physical Regs

P0	
P1	
P2	
P3	
P4	
P5	<R6>
P6	<R7>
P7	<R3>
P8	<R1>
Pn	

Free List


P0
P1
P3
P2
P4

ld r1, 0(r3)
 add r3, r1, #4
 sub r6, r7, r6
 add r3, r3, r6
 → ld r6, 0(r1)

ROB

use	ex	op	p1	PR1	p2	PR2	Rd	LPRd	PRd
x		ld	p	P7			r1	P8	P0
x		add		P0			r3	P7	P1
x		sub	p	P6	p	P5	r6	P5	P3
x		add		P1		P3	r3	P1	P2
x		ld		P0			r6	P3	

Physical Register Management



Physical Register Management

Rename Table

R0	
R1	P0
R2	
R3	P1 P2
R4	
R5	
R6	P5 P4
R7	P6

Physical Regs

P0	
P1	
P2	
P3	
P4	
P5	<R6>
P6	<R7>
P7	<R3>
P8	<R1>
Pn	

Free List

P0
P1
P3
P2
P4

ld r1, 0(r3)
 add r3, r1, #4
 sub r6, r7, r6
 add r3, r3, r6
 → ld r6, 0(r1)

ROB

use	ex	op	p1	PR1	p2	PR2	Rd	LPRd	PRd
x		ld	p	P7			r1	P8	P0
x		add		P0			r3	P7	P1
x		sub	p	P6	p	P5	r6	P5	P3
x		add		P1		P3	r3	P1	P2
x		ld		P0			r6	P3	

Physical Register Management

Rename Table

R0	
R1	P0
R2	
R3	P1 P2
R4	
R5	
R6	P5 P4
R7	P6

Physical Regs

P0	
P1	
P2	
P3	
P4	
P5	<R6>
P6	<R7>
P7	<R3>
P8	<R1>
Pn	

Free List

P0
P1
P3
P2
P4

ld r1, 0(r3)
 add r3, r1, #4
 sub r6, r7, r6
 add r3, r3, r6
 → ld r6, 0(r1)

ROB

use	ex	op	p1	PR1	p2	PR2	Rd	LPRd	PRd
x		ld	p	P7			r1	P8	P0
x		add		P0			r3	P7	P1
x		sub	p	P6	p	P5	r6	P5	P3
x		add		P1		P3	r3	P1	P2
x		ld		P0			r6	P3	P4

Physical Register Management

Rename Table

R0	
R1	P0
R2	
R3	P1 P2
R4	
R5	
R6	P5 P4
R7	P6

Physical Regs

P0	
P1	
P2	
P3	
P4	
P5	<R6>
P6	<R7>
P7	<R3>
P8	<R1>
Pn	

Free List

P0	
P1	
P2	
P3	
P4	
P5	
P6	
P7	
P8	
Pn	

ld r1, 0(r3)
 add r3, r1, #4
 sub r6, r7, r6
 add r3, r3, r6
 → ld r6, 0(r1)

ROB

use	ex	op	p1	PR1	p2	PR2	Rd	LPRd	PRd
x		ld	p	P7			r1	P8	P0
x		add		P0			r3	P7	P1
x		sub	p	P6	p	P5	r6	P5	P3
x		add		P1		P3	r3	P1	P2
x		ld		P0			r6	P3	P4

Physical Register Management

Rename Table

R0	
R1	P0
R2	
R3	P1 P2
R4	
R5	
R6	P5 P3 P4
R7	P6

ROB

use	ex	op	p1	PR1	p2	PR2	Rd	LPRd	PRd
x		Id	p	P7			r1	P8	P0
x		add		P0			r3	P7	P1
x		sub	p	P6	p	P5	r6	P5	P3
x		add		P1		P3	r3	P1	P2
x		Id		P0			r6	P3	P4

Physical Regs


P0	
P1	
P2	
P3	
P4	
P5	<R6>
P6	<R7>
P7	<R3>
P8	<R1>
Pn	

Free List


P6	
P1	
P3	
P2	
P4	

ld r1, 0(r3)
 add r3, r1, #4
 sub r6, r7, r6
 add r3, r3, r6
 ld r6, 0(r1)


Physical Register Management



Physical Register Management



Physical Register Management



Physical Register Management

Rename Table

R0	
R1	P0
R2	
R3	P1 P2
R4	
R5	
R6	P5 P3 P4
R7	P6

Physical Regs

P0	<R1>	p
P1		
P2		
P3		
P4		
P5	<R6>	p
P6	<R7>	p
P7	<R3>	p
P8	<R1>	p
Pn		

Free List

P6	
P1	
P3	
P2	
P4	

ROB

use	ex	op	p1	PR1	p2	PR2	Rd	LPRd	PRd
x		Id	p	P7			r1	P8	P0
x		add	p	P0			r3	P7	P1
x		sub	p	P6	p	P5	r6	P5	P3
x		add		P1		P3	r3	P1	P2
x		Id	p	P0			r6	P3	P4

← Execute & Commit

Physical Register Management

Rename Table

R0	
R1	P0
R2	
R3	P1 P2
R4	
R5	
R6	P3 P4
R7	P6

Physical Regs

P0	<R1>	p
P1		
P2		
P3		
P4		
P5	<R6>	p
P6	<R7>	p
P7	<R3>	p
P8	<R1>	p
Pn		

Free List


P6	X
P1	X
P3	X
P2	X
P4	X

ROB

use	ex	op	p1	PR1	p2	PR2	Rd	LPRd	PRd
x	x	Id	p	P7			r1	P8	P0
x		add	p	P0			r3	P7	P1
x		sub	p	P6	p	P5	r6	P5	P3
x		add		P1		P3	r3	P1	P2
x		Id	p	P0			r6	P3	P4

← Execute & Commit

Physical Register Management



Physical Register Management

Rename Table

R0	
R1	P0
R2	
R3	P1 P2
R4	
R5	
R6	P3 P4
R7	P6

Physical Regs

P0	<R1>	p
P1		
P2		
P3		
P4		
P5	<R6>	p
P6	<R7>	p
P7	<R3>	p
P8	<R1>	p
Pn		

Free List

P0	
P1	
P2	
P3	
P4	
P5	
P6	
P7	
P8	
Pn	


ROB

use	ex	op	p1	PR1	p2	PR2	Rd	LPRd	PRd
x	x	Id	p	P7			r1	P8	P0
x		add	p	P0			r3	P7	P1
x		sub	p	P6	p	P5	r6	P5	P3
x		add		P1		P3	r3	P1	P2
x		Id	p	P0			r6	P3	P4

Execute &
Commit



Physical Register Management



Physical Register Management

Rename Table

R0	
R1	P0
R2	
R3	P1 P2
R4	
R5	
R6	P3 P4
R7	P6

Physical Regs

P0	<R1>	p
P1		
P2		
P3		
P4		
P5	<R6>	p
P6	<R7>	p
P7	<R3>	p
P8	<R1>	p
Pn		

Free List

P0
P1
P3
P2
P4
P8

ROB

use	ex	op	p1	PR1	p2	PR2	Rd	LPRd	PRd
x	x	Id	p	P7			r1	P8	P0
x		add	p	P0			r3	P7	P1
x		sub	p	P6	p	P5	r6	P5	P3
x		add		P1		P3	r3	P1	P2
x		Id	p	P0			r6	P3	P4

Execute &
Commit



Physical Register Management


Rename Table

R0	
R1	P0
R2	
R3	P1 P2
R4	
R5	
R6	P3 P4
R7	P6

Physical Regs

P0	<R1>	p
P1		
P2		
P3		
P4		
P5	<R6>	p
P6	<R7>	p
P7	<R3>	p
P8		
Pn		

Free List



ROB

use	ex	op	p1	PR1	p2	PR2	Rd	LPRd	PRd
x	x	Id	p	P7			r1	P8	P0
x		add	p	P0			r3	P7	P1
x		sub	p	P6	p	P5	r6	P5	P3
x		add		P1		P3	r3	P1	P2
x		Id	p	P0			r6	P3	P4

ld r1, 0(r3)
 add r3, r1, #4
 sub r6, r7, r6
 add r3, r3, r6
 ld r6, 0(r1)

Physical Register Management

Rename Table

R0	
R1	P0
R2	
R3	P1 P2
R4	
R5	
R6	P3 P4
R7	P6

Physical Regs

P0	<R1>	p
P1		
P2		
P3		
P4		
P5	<R6>	p
P6	<R7>	p
P7	<R3>	p
P8		
Pn		

Free List

P6
P1
P3
P2
P4
P8

ROB

use	ex	op	p1	PR1	p2	PR2	Rd	LPRd	PRd
x	x	Id	p	P7			r1	P8	P0
x		add	p	P0			r3	P7	P1
x		sub	p	P6	p	P5	r6	P5	P3
x		add		P1		P3	r3	P1	P2
x		Id	p	P0			r6	P3	P4

ld r1, 0(r3)
 add r3, r1, #4
 sub r6, r7, r6
 add r3, r3, r6
 ld r6, 0(r1)



Execute & Commit

Physical Register Management

Rename Table

R0	
R1	P0
R2	
R3	P1 P2
R4	
R5	
R6	P3 P4
R7	P6

Physical Regs

P0	<R1>	p
P1		
P2		
P3		
P4		
P5	<R6>	p
P6	<R7>	p
P7	<R3>	p
P8		
Pn		

Free List

P6
P1
P3
P2
P4
P8

ROB

use	ex	op	p1	PR1	p2	PR2	Rd	LPRd	PRd
x	x	Id	p	P7			r1	P8	P0
x		add	p	P0			r3	P7	P1
x		sub	p	P6	p	P5	r6	P5	P3
x		add		P1		P3	r3	P1	P2
x		Id	p	P0			r6	P3	P4

ld r1, 0(r3)
 add r3, r1, #4
 sub r6, r7, r6
 add r3, r3, r6
 ld r6, 0(r1)



Execute & Commit

Physical Register Management

Rename Table

R0	
R1	P0
R2	
R3	P1 P2
R4	
R5	
R6	P3 P4
R7	P6

Physical Regs

P0	<R1>	p
P1		
P2		
P3		
P4		
P5	<R6>	p
P6	<R7>	p
P7	<R3>	p
P8		
Pn		

Free List

P6
P1
P3
P2
P4
P8

ROB

use	ex	op	p1	PR1	p2	PR2	Rd	LPRd	PRd
x	x	Id	p	P7			r1	P8	P0
x		add	p	P0			r3	P7	P1
x		sub	p	P6	p	P5	r6	P5	P3
x		add				P3	r3	P1	P2
x		Id	p	P0			r6	P3	P4

ld r1, 0(r3)
 add r3, r1, #4
 sub r6, r7, r6
 add r3, r3, r6
 ld r6, 0(r1)

Execute & Commit

Physical Register Management

Rename Table

R0	
R1	P0
R2	
R3	P1 P2
R4	
R5	
R6	P3 P4
R7	P6

Physical Regs

P0	<R1>	p
P1	<R3>	p
P2		
P3		
P4		
P5	<R6>	p
P6	<R7>	p
P7	<R3>	p
P8		
Pn		

Free List

P6
P1
P3
P2
P4
P8

ROB

use	ex	op	p1	PR1	p2	PR2	Rd	LPRd	PRd
x	x	Id	p	P7			r1	P8	P0
x		add	p	P0			r3	P7	<u>P1</u>
x		sub	p	P6	p	P5	r6	P5	P3
x		add	<u>p</u>	P1		P3	r3	P1	P2
x		Id	p	P0			r6	P3	P4

ld r1, 0(r3)
 add r3, r1, #4
 sub r6, r7, r6
 add r3, r3, r6
 ld r6, 0(r1)



Execute & Commit

Physical Register Management

Rename Table

R0	
R1	P0
R2	
R3	P1 P2
R4	
R5	
R6	P3 P4
R7	P6

Physical Regs

P0	<R1>	p
P1	<R3>	p
P2		
P3		
P4		
P5	<R6>	p
P6	<R7>	p
P7	<R3>	p
P8		
Pn		

Free List

P6
P1
P3
P2
P4
P8

ROB

use	ex	op	p1	PR1	p2	PR2	Rd	LPRd	PRd
x	x	Id	p	P7			r1	P8	P0
x	x	add	p	P0			r3	P7	P1
x		sub	p	P6	p	P5	r6	P5	P3
x		add	p	P1		P3	r3	P1	P2
x		Id	p	P0			r6	P3	P4

ld r1, 0(r3)
 add r3, r1, #4
 sub r6, r7, r6
 add r3, r3, r6
 ld r6, 0(r1)



Execute & Commit

Physical Register Management

Rename Table

R0	
R1	P0
R2	
R3	P1 P2
R4	
R5	
R6	P3 P4
R7	P6

Physical Regs

P0	<R1>	p
P1	<R3>	p
P2		
P3		
P4		
P5	<R6>	p
P6	<R7>	p
P7	<R3>	p
P8		
Pn		

Free List

P6
P1
P3
P2
P4
P8

ROB

use	ex	op	p1	PR1	p2	PR2	Rd	LPRd	PRd
x	x	Id	p	P7			r1	P8	P0
x	x	add	p	P0			r3	P7	P1
x		sub	p	P6	p	P5	r6	P5	P3
x		add	p	P1		P3	r3	P1	P2
x		Id	p	P0			r6	P3	P4

ld r1, 0(r3)
 add r3, r1, #4
 sub r6, r7, r6
 add r3, r3, r6
 ld r6, 0(r1)

Execute & Commit

Physical Register Management

Rename Table

R0	
R1	P0
R2	
R3	P1 P2
R4	
R5	
R6	P3 P4
R7	P6

Physical Regs

P0	<R1>	p
P1	<R3>	p
P2		
P3		
P4		
P5	<R6>	p
P6	<R7>	p
P7	<R3>	p
P8		
Pn		

Free List

P6
P1
P3
P2
P4
P8

ROB


use	ex	op	p1	PR1	p2	PR2	Rd	LPRd	PRd
x	x	Id	p	P7			r1	P8	P0
x	x	add	p	P0			r3	P7	P1
x		sub	p	P6	p	P5	r6	P5	P3
x		add	p	P1		P3	r3	P1	P2
x		Id	p	P0			r6	P3	P4

ld r1, 0(r3)
 add r3, r1, #4
 sub r6, r7, r6
 add r3, r3, r6
 ld r6, 0(r1)



Execute & Commit

Physical Register Management



Physical Register Management

Rename Table

R0	
R1	P0
R2	
R3	P1 P2
R4	
R5	
R6	P3 P4
R7	P6

Physical Regs

P0	<R1>	p
P1	<R3>	p
P2		
P3		
P4		
P5	<R6>	p
P6	<R7>	p
P7	<R3>	p
P8		
Pn		

Free List

P6
P1
P3
P2
P4
P8
P7


ROB

use	ex	op	p1	PR1	p2	PR2	Rd	LPRd	PRd
x	x	Id	p	P7			r1	P8	P0
x	x	add	p	P0			r3	P7	P1
x		sub	p	P6	p	P5	r6	P5	P3
x		add	p	P1		P3	r3	P1	P2
x		Id	p	P0			r6	P3	P4

ld r1, 0(r3)
 add r3, r1, #4
 sub r6, r7, r6
 add r3, r3, r6
 ld r6, 0(r1)

Execute & Commit

Reorder Buffer Holds Active Instruction Window



Issue Timing

i1	Add R1,R1,#1	Issue ₁	Execute ₁		
i2	Sub R1,R1,#1			Issue ₂	Execute ₂

Issue Timing

i1	Add R1,R1,#1	Issue ₁	Execute ₁		
i2	Sub R1,R1,#1			Issue ₂	Execute ₂

How can we issue earlier?

Issue Timing

i1	Add R1,R1,#1	Issue ₁	Execute ₁		
i2	Sub R1,R1,#1			Issue ₂	Execute ₂

How can we issue earlier?

Using knowledge of execution latency (bypass)

Issue Timing

i1	Add R1,R1,#1	Issue ₁	Execute ₁		
i2	Sub R1,R1,#1			Issue ₂	Execute ₂

How can we issue earlier?

Using knowledge of execution latency (bypass)

i1	LD R1, (R3)	Issue ₁	Execute ₁		
i2	Sub R1,R1,#1		Issue ₂	Execute ₂	

Issue Timing

i1	Add R1,R1,#1	Issue ₁	Execute ₁		
i2	Sub R1,R1,#1			Issue ₂	Execute ₂

How can we issue earlier?

Using knowledge of execution latency (bypass)

i1	LD R1, (R3)	Issue ₁	Execute ₁		
i2	Sub R1,R1,#1		Issue ₂	Execute ₂	

What might make this schedule fail?

Issue Timing

i1	Add R1,R1,#1	Issue ₁	Execute ₁		
i2	Sub R1,R1,#1			Issue ₂	Execute ₂

How can we issue earlier?

Using knowledge of execution latency (bypass)

i1	LD R1, (R3)	Issue ₁	Execute ₁		
i2	Sub R1,R1,#1		Issue ₂	Execute ₂	

What might make this schedule fail?

If execution latency wasn't as expected

Issue Queue with latency prediction

Issue Queue (Reorder buffer)

Issue Queue with latency prediction

Issue Queue (Reorder buffer)

- Fixed latency: latency included in queue entry ('bypassed')

Issue Queue with latency prediction

Issue Queue (Reorder buffer)

- Fixed latency: latency included in queue entry ('bypassed')
 - Predicted latency: latency included in queue entry (speculated)


Issue Queue with latency prediction

Issue Queue (Reorder buffer)


- Fixed latency: latency included in queue entry ('bypassed')
 - Predicted latency: latency included in queue entry (speculated)
 - Variable latency: wait for completion signal (stall)

Data-in-ROB vs. Single Register File

Data-in-ROB style




Single-register-file style




How does issue speculation differ, e.g., on cache miss?

Data-in-ROB vs. Single Register File

Data-in-ROB style



Single-register-file style




How does issue speculation differ, e.g., on cache miss?

Dependency loop shorter for data-in-ROB style


Superscalar Register Renaming

- During decode, instructions allocated new physical destination register
- Source operands renamed to physical register with newest value
- Execution unit only sees physical register numbers




Superscalar Register Renaming

- During decode, instructions allocated new physical destination register
- Source operands renamed to physical register with newest value
- Execution unit only sees physical register numbers



Does this work?

Superscalar Register Renaming



MIPS R10K renames 4 serially-RAW-dependent insts/cycle)

Split Issue and Commit Queues

- How large should the ROB be?
 - Think Little's Law...

Split Issue and Commit Queues

- How large should the ROB be?
 - Think Little's Law...
- Can split ROB into issue and commit queues

Split Issue and Commit Queues

- How large should the ROB be?
 - Think Little's Law...
- Can split ROB into issue and commit queues

Issue Queue

use	op	p1	PR1	p2	PR2

Commit Queue

ex	Rd	LPRd	PRd

Split Issue and Commit Queues

- How large should the ROB be?
 - Think Little's Law...
- Can split ROB into issue and commit queues

Issue Queue

use	op	p1	PR1	p2	PR2

Commit Queue

ex	Rd	LPRd	PRd

- Commit queue: Allocate on decode, free on commit
- Issue queue: Allocate on decode, free on dispatch

Split Issue and Commit Queues

- How large should the ROB be?
 - Think Little's Law...
- Can split ROB into issue and commit queues

Issue Queue

use	op	p1	PR1	p2	PR2	tag

Commit Queue

ex	Rd	LPRd	PRd

- Commit queue: Allocate on decode, free on commit
- Issue queue: Allocate on decode, free on dispatch

Split Issue and Commit Queues

- How large should the ROB be?
 - Think Little's Law...
- Can split ROB into issue and commit queues

Issue Queue

use	op	p1	PR1	p2	PR2	tag

Commit Queue

ex	Rd	LPRd	PRd

- Commit queue: Allocate on decode, free on commit
- Issue queue: Allocate on decode, free on dispatch
- Pros: Smaller issue queue → simpler dispatch logic

Split Issue and Commit Queues

- How large should the ROB be?
 - Think Little's Law...
- Can split ROB into issue and commit queues

Issue Queue

use	op	p1	PR1	p2	PR2	tag

Commit Queue

ex	Rd	LPRd	PRd

- Commit queue: Allocate on decode, free on commit
- Issue queue: Allocate on decode, free on dispatch
- Pros: Smaller issue queue → simpler dispatch logic
- Cons: More complex mis-speculation recovery

Speculating Both Directions

An alternative to branch prediction is to execute both directions of a branch *speculatively*

Speculating Both Directions

An alternative to branch prediction is to execute both directions of a branch *speculatively*

- resource requirement is proportional to the number of concurrent speculative executions

Speculating Both Directions

An alternative to branch prediction is to execute both directions of a branch *speculatively*

- resource requirement is proportional to the number of concurrent speculative executions
- only half the resources engage in useful work when both directions of a branch are executed speculatively

Speculating Both Directions

An alternative to branch prediction is to execute both directions of a branch *speculatively*

- resource requirement is proportional to the number of concurrent speculative executions
- only half the resources engage in useful work when both directions of a branch are executed speculatively
- branch prediction takes less resources than speculative execution of both paths

Speculating Both Directions

An alternative to branch prediction is to execute both directions of a branch *speculatively*

- resource requirement is proportional to the number of concurrent speculative executions
- only half the resources engage in useful work when both directions of a branch are executed speculatively
- branch prediction takes less resources than speculative execution of both paths

With accurate branch prediction, it is more cost effective to dedicate all resources to the predicted direction



Thank you !