Last Updated: 2/24/2016

http:/csg.csail.mit.edu/6.823/

# Problem M1.1: Self Modifying Code on the EDSACjr

#### Problem M1.1.A

#### Writing Macros For Indirection

One way to implement ADDind n is as follows:

.macro ADDind(n	)		
STORE	orig_accum	;	Save original accum
CLEAR	—	;	accum <- 0
ADD	n	;	accum <- M[n]
ADD	_add_op	;	accum <- ADD M[n]
STORE	_L1	;	M[_L1] <- ADD M[n]
CLEAR		;	accum <- 0
L1: CLEAR		;	This will be replaced by
-		;	ADD M[n] and will have
		;	the effect: accum <- M[M[n]]
ADD	_orig_accum	;	accum <- M[M[n]] + original accum
.end macro			

The first thing we do is save the original accumulator value. This is necessary since the instructions we are going to use within the macro are going to destroy the value in the accumulator. Next, we load the contents of M[n] into the accumulator. We assume that M[n] is a legal address and fits in 11 bits.

After getting the value of M[n] into the accumulator, we add it to the ADD template at \_add\_op. Since the template has 0 for its operand, the resulting number will have the ADD opcode with the value of M[n] in the operand field, and thus will be equivalently an ADD M[n]. By storing the contents of the accumulator into the address \_L1, we replace the CLEAR with what is equivalently an ADD M[n] instruction. Then we clear the accumulator so that when the instruction at \_L1 is executed, accum will get M[M[n]]. Finally, we add the original accumulator value to get the desired result, M[M[n]] plus the original content of the accumulator.

STOREind n can be implemented in a very similar manner.

```
.macro STOREind(n)
     STORE
                  orig accum ; Save original accum
     CLEAR
                              ; accum <- 0
     ADD
                              ; accum <- M[n]
                  n
                  store op
     ADD
                              ; accum <- STORE M[n]
                              ; M[ L1] <- STORE M[n]
     STORE
                  L1
                              ; accum <- 0
     CLEAR
                  _orig_accum ; accum <- original accum
     ADD
                                This will be replaced by
L1:
     CLEAR
                              ; STORE M[n], and will have the
                              ; effect: M[M[n]]<- orig. accum
```

.end macro

After getting the value of M[n] into the accumulator, we add it to the STORE template at \_store\_op. Since the template has 0 for its operand, the resulting number will have the STORE opcode with the value of M[n] in the operand field, and thus will be equivalently a STORE M[n] instruction. As before, we store this into \_L1 and then

restore the accumulator value to its original value. When the PC reaches  $\_L1$ , it then stores the original value of the accumulator into M[M[n]].

BGEind and BLTind are very similar to STOREind. BGEind is shown below. BLTind is the same except that we use \_blt op instead of \_bge op.

```
.macro BGEind(n)
                 _orig_accum ; Save original accum
     STORE
                           ; accum <- 0
     CLEAR
                 n
                           ; accum <- M[n]
     ADD
     ADD
                           ; acuum <- BGE M[n]
                 bge op
                            ; M[ L1] <- BGE M[n]
     STORE
                 L1
                            ; accum <- 0
     CLEAR
                 _orig_accum ; accum <- original accum
     ADD
                            ; This is replaced by BGE M[n]
L1: CLEAR
.end macro
```

#### Problem M1.1.B

### **Subroutine Calling Conventions**

We implement the following contract between the caller and the callee:

- 1. The caller places the argument in the address slot between the function-calling jump instruction and the return address. Just before jumping to the subroutine, the caller loads the return address into the accumulator.
- 2. In the beginning of a subroutine, the callee receives the return address in the accumulator. The argument can be accessed by reading the memory location preceding the return address. The code below shows pass-by-value as we create a local copy of the argument. Since the subroutine receives the address of the argument, it's easy to eliminate the dereferencing and deal only with the address in a pass-by-reference manner.
- 3. When the computation is done, the callee puts the return value in the accumulator and then jumps to the return address.

A call looks like

	 clear		;	preceding code sequence
	add	_THREE	;	accum <- 3
	bge	_here	;	skip over pointer
_hereptr	.fill	_here	;	hereptr = &here
_here	add	_hereptr	;	accum <- here+3 = return addr
	bge	_sub	;	jump to subroutine
			;	The following address location is
			;	reserved for argument passing and
			;	should never be executed as code:
_argument	.fill 6		;	argument slot
			;	rest of program

(note that without an explicit program counter, a little work is required to establish the return address).

#### The subroutine begins:

_sub	store	_return	; save the return address
	sub	ONE	; accum <- &argument = return address-1
	store	arg	; M[_arg] <- &argument = return address-1
	clear		
	ADDind	_arg	; accum <- *(&arg0)

store \_arg ; M[\_arg] <- arg</pre>

And ends (with the return value in the accumulator):

	BGEind	_return	
The subroutine _arg _return	uses some local s clear clear	torage:	; local copy of argument ; reserved for return address
We need the fo	llowing global con	nstants:	
_ONE	or	1	; recall that OR's opcode is 00000
_THREE	or	3	; so positive constants are easy to form

The following program uses this convention to compute fib(n) as specified in the problem set. It uses the indirection macros, templates, and storage from part M1.1.A.

	er Code Sect	ion	; preceding code sequence
;; caller	clear		, preceding code sequence
_	add	_THREE	; accum <- 3
hereptr	bge .fill	_here here	
_here	add	_	; accum <- here+3 = return addr
_	bge	fib	; jump to subroutine
;; The foll	owing addres	s location i	s reserved for
;; argument	-		r be executed as code
arg0	.fill	4	; arg 0 slot. N=4 in this example
_rtpnt	end		
;; The fib	Subroutine C	ode Section	
; function	call prelude		
_fib	store	_return	; save the return address
	sub	_ONE	M[n] < correct - roturn oddrogo-1
	store clear	_n	; M[_n] <- &arg0 = return address-1
	ADDind	_n	; accum <- *(&arg0)
	store	_n	; M[_n] <- arg0
; fib body			
	clear		_
	store add	_x ONE	; x=0
	store	Y	; y=1
	- ]	_	
	clear add	n	; if(n<2)
	sub	 TWO	
	blt	retn	
	clear		
	store	_i	; for (i = 0;
_forloop	clear		; i < n-1;

_compute	add sub sub blt clear add add	_n _ONE _i _done _x _y	
	store clear add store clear	_z _y _x	; z = x+y ; x = y
	add store	_z _y	; y = z
_next	clear add add store bge	_i _ONE _i _forloop	; i++)
_retn	clear add _n BGEind	_return	; return n
_done	clear add BGEind	_z _return	; return z
;; Global c	onstants (re	member that (	OR's opcode is 00000)
_ONE _TWO _THREE _FOUR	or 1 or 2 or 3 or 4		
These memor	y locations	are private <sup>.</sup>	to the subroutine
_return _n _x _y _z	clear clear clear clear clear	; return add ; n	dress
_i _result	clear clear	; index ; fib	

Now we can see how powerful this indirection addressing mode is! It makes programming much simpler.

The 1 argument-1 result convention could be extended to variable number of arguments and results by

- 1. Leaving as many argument slots in the caller code between the subroutine call instruction and the return address. This works as long as both the caller and callee agree on how many arguments are being passed.
- 2. Multiple results can be returned as a pointer to a vector (or a list) of the results. This implies an indirection, and so, yet another chance for self-modifying code.

The subroutine calling convention implemented in Problem M1.1.B stores the return address in a fixed memory location (\_return). When fib\_recursive is first called, the return address is stored there. However, this original return address will be overwritten when fib\_recursive makes its first recursive call. Therefore, your program can never return to the original caller!

# Problem M1.2: CISC, RISC, and Stack: Comparing ISAs

#### Problem M1.2.A

How many bytes is the program? 19

#### How many bytes of instructions need to be fetched if b = 10?

 $(2+2) + 10^{*}(13) + (6+2+2) = 144$ 

#### Assuming 32-bit data values, how many bytes of data memory need to be fetched? Stored?

Fetched: the compare instruction accesses memory, and brings in a 4 byte word b+1 times: 4 \* 11 = 44 Stored: 0

#### Problem M1.2.B

Many translations will be appropriate, here's one. We ignore MIPS32's branch-delay slot in this solution since it hadn't been discussed in lecture. Remember that you need to construct a 32-bit address from 16-bit immediate values.

x86 ins	struction	label	MIPS32 instruction sequence
xor	%edx,%edx		xor r4, r4, r4
xor	%ecx,%ecx		xor r3, r3, r3
cmp	0x8047580,%ecx	100p	lui r6, 0x0804 lw r1, 0x7580 (r6) slt r5, r3, r1
jl	L1		bnez r5, L1
jmp	done		j done
add	%eax,%edx	L1	add r4, r4, r2
inc	%ecx		addi r3, r3, #1
jmp	loop		j loop
		done:	

#### How many bytes is the MIPS32 program using your direct translation?

10\*4 = 40

#### How many bytes of MIPS32 instructions need to be fetched for b = 10 using your direct translation.

There are 2 instructions in the prelude and 7 that are part of the loop (we don't need to fetch the 'j done' until the  $11^{\text{th}}$  iteration). There are 5 instructions in the  $11^{\text{th}}$  iteration. All instructions are 4 bytes. 4(2+10\*7+5) = 308.

CISC

RISC

Note: You can also place the label 'loop' in two other locations assuming r6 and r1 hold the same values for the remaining of the program after being loaded. One location is in front of the lw instruction, and we reduce the number of fetched byte to 268. The other is in front of the slt instruction, and we further decrease the number of fetched bytes to 228.

#### How many bytes of data memory need to be fetched? Stored?

Fetched: 11 \* 4 = 44 (or 4 if you place the label 'loop' in front of the slt instruction) Stored: 0

#### Problem M1.2.C

**Optimization** 

There are two ideas that we have for optimization.

1) We count down to zero instead of up for the number of iterations. By doing this, we can eliminate the slt instruction prior to the branch instruction.

2) Hold b value in a register if you haven't done it already.

This modification brings the dynamic code size down to 144 bytes, the static code size down to 28 and memory traffic down to 4 bytes.

xor r4, r4, r4 lui r6, 0x0804 lw r1, 0x9580(r6) jmp dec loop: add r4, r4, r2 dec: addiu r1, r1, #-1 bgez r1, loop done:

# Problem M1.3: Addressing Modes on MIPS ISA

Problem M1.3.A		Displacement addressing mode
The answer is yes.		
LW R1, 16(R2)	<b>→</b>	ADDI R3, R2, #16 LW R1, 0(R3)
		(R3 is a temporary register.)

# Problem M1.3.B

Register indirect addressing

The answer is yes once again.

LW R1, 16(R2)	<b>→</b>	
<pre>lw_template:</pre>	LW R1,	0 ; it is placed in data region
LW_start: L1:	ADDI R4 ADD R3	<pre>lw_template R2, #16 R3, R4 ; R3 &lt;- "LW R1, addr" L1 ; write the LW instruction ; to be replaced by "LW"</pre>

(R3 and R4 are temporary registers.)

Yes, you can rewrite the code as follows.

```
R6, ret_inst ; r6 = "j 0"
Subroutine: lw
           add R6, R6, R31 ; R6 = "j return_addr"
                            ; replacing nop with "j return_addr"
           SW
                R6, return
           xor R4, R4, R4
                           ; result = 0
           xor R3, R3, R3
                            ; i = 0
loop:
           slt R5, R3, R1
           bnez R5, L1
                            ; if (i < b) goto L1
return:
           пор
                            ; will be replaced by "j return_addr"
           add R4, R4, R2
L1:
                           ; result += a
           addi R3, R3, #1
                           ; i++
           j
                loop
                            ; jump instruction template
ret_inst:
           j
                0
```

# Problem M1.4: Fully-Bypassed Simple 5-Stage Pipeline

#### Problem M1.4.A

We still need the logic for stalls, because we cannot prevent load-use hazard. If a load instruction is followed by an instruction which takes the loaded value as a source operand, we cannot avoid stalling for a cycle. The following instruction sequence illustrates this hazard.

LW R1, 0(R2) # R1 <- M[R2]
ADD R3, R5, R1 # R1 is a source operand of ADD (data dependency)
# The correct value of R1 is not available when
# ADD is in ID stage. So it has to stall for a cycle.</pre>

#### Problem M1.4.B

**Bypass Signal** 

Here are the bypass conditions.

Bypass  $_{EX->ID}$  ASrc = (rs<sub>D</sub>=ws<sub>E</sub>).we-bypass<sub>E</sub>.re1<sub>D</sub>

Bypass  $_{MEM->ID} = (rs_D = ws_M).we_M.re1_D$ 

Bypass  $_{WB \rightarrow ID} = (rs_D = ws_W).we_W.re1_D$ 

Priority: Bypass  $_{\text{EX->ID}}$  > Bypass  $_{\text{MEM->ID}}$  > Bypass  $_{\text{WB->ID}}$  (In order to execute a given program correctly, the value from the latest producer must be taken if multiple bypass paths are active.)

#### Problem M1.4.C

#### **Partial Bypassing**

It is an open question and there is no single correct answer. Here are a couple of issues to consider as a guideline.

First, you may consider the penalty for not having all the bypass paths. If we don't have the bypass path  $EX \rightarrow ID$ , we have to stall for three cycles for the hazard to be resolved. Likewise, not having MEM $\rightarrow ID$  results in a stall of two cycles, and not having WB $\rightarrow ID$ , in one. Therefore, you can conclude that the bypass path between  $EX \rightarrow ID$  is the most beneficial.

Secondly, the best bypass path depends on the access patterns of data. The EX->ID bypass path is effective if a producer instruction is followed by a consumer, except load-use cases (See solution for M1.4.A). On the other hand, the MEM->ID bypass path works best if there are many load-use cases or many (producer, consumer) pairs have an independent instruction between them. Likewise, the WB->ID bypass path helps when many (producer, consumer) pairs are separated by exactly two independent instructions.

Stall

Problem M1.5.A

Mux Control Signals (1)

PCEn = (S = Execute)

IREn = (S = I - Fetch)

AddrSrc = Case  $\underline{S}$ 

 $\underline{\text{I-Fetch}} => \text{PC}$ 

 $\underline{\text{Execute}} \Rightarrow \text{ALU}$ 

# Problem M1.5.B

**Modified pipeline** 

A stall can occur in 2 different cases.

- A structural hazard in the shared memory. LD R1, 16(R2) Any instruction following this LD instruction should be stalled.
- The other is caused by a control hazard, because we don't have a delay slot. J 200

Any instruction following this J instruction should be flushed.

Problem M1.5.C

Mux Control Signals (2)

PCEnable = not ((opcode == LW) or (opcode == SW))

AddrSrc = Case opcode

 $\underline{\text{not}(LW \text{ or } SW)} => PC$ 

 $(LW \text{ or } SW) \implies ALU$ 

IRSrc = Case <u>opcode</u>
<u>LW or SW or Jump or <math>Br_{taken} =&gt; nop</math></u>
$\underline{\text{Else}} \implies \text{Mem}$

# Problem M1.5.D

Time	РС	"IR"	PCenable	PCSrc1	AddrSrc	IRSrc
t <sub>0</sub>	I <sub>1</sub> :100		1	pc+4	PC	Mem
-	I <sub>2</sub> :104	т	1	Pc+4	PC	Mem
$t_1$	=	1 <sub>1</sub>		-		-
$t_2$	I <sub>3</sub> :108	I <sub>2</sub>	0	*	ALU	Nop
t <sub>3</sub>	I <sub>3</sub> :108	-	1	pc+4	PC	Mem
$t_4$	I <sub>4</sub> :112	I <sub>3</sub>	1	jabs	PC	Nop
$t_5$	I7:312	_	1	pc+4	PC	Mem
t <sub>6</sub>	I <sub>8</sub> :316	I <sub>7</sub>	1	pc+4	PC	Mem

# Problem M1.5.E

# Self-Modifying Code

The answer is no. The hazard is resolved by the datapath itself because (1) memory accesses are serialized by the stall logic at the shared memory and (2) memory write takes only one cycle.

# Problem M1.5.F

Due to this rerouting we will now have to stall even if it is an ALU instruction.

# Problem M1.5.G

#### **Architecture Comparison**

The Princeton architecture is cheaper than the Harvard architecture, but the Harvard architecture is faster than the Princeton architecture.

# **Problem M1.6: Processor Design (Short Yes/No Questions)**

# Problem M1.6.A

**No.** Data dependencies are preserved with either interlocks or bypassing, so the processors always generate the same results. Bypassing improves performance by eliminating stalls.

# Problem M1.6.B

<u>Yes.</u> The instruction following a taken branch is executed on processor A, but killed on processor B so the processors can generate different results.

# Problem M1.6.C

**No.** Both processors retrieve the same data values. There is only a performance difference because processor A must stall an instruction fetch to allow a load instruction to access memory.

## Interlock vs. Bypassing

# Delay Slot

**Structural Hazard**