

## Problem M3.5: Fetch Pipelines

Ben is designing a deeply-pipelined, single-issue, in-order MIPS processor. The first half of his pipeline is as follows:

|    |                    |
|----|--------------------|
| PC | PC Generation      |
| F1 | ICache Access      |
| F2 |                    |
| D1 | Instruction Decode |
| D2 |                    |
| RN | Rename/Reorder     |
| RF | Register File Read |
| EX | Integer Execute    |

There are no branch delay slots and currently there is **no** branch prediction hardware (instructions are fetched sequentially unless the PC is redirected by a later pipeline stage). Subroutine calls use **JAL/JALR** (jump and link). These instructions write the return address (PC+4) into the link register (r31). Subroutine returns use **JR r31**. Assume that PC Generation takes a whole cycle and that you cannot bypass anything into the end of the PC Generation phase.

### Problem M3.5.A

### Pipelining Subroutine Returns

---

Immediately after what pipeline stage does the processor know that it is executing a subroutine return instruction? Immediately after what pipeline stage does the processor know the subroutine return address? How many pipeline bubbles are required when executing a subroutine return?

### Problem M3.5.B

### Adding a BTB

---

Louis Reasoner suggests adding a BTB to speed up subroutine returns. Why doesn't a standard BTB work well for predicting subroutine returns?



**Problem M3.5.E****Handling Return Address Mispredicts**

---

If the return address prediction is wrong, how is this detected? How does the processor recover, and how many cycles are lost (relative to a correct prediction)?

**Problem M3.5.F****Further Improving Performance**

---

Describe a hardware structure that Ben could add, in addition to the return stack, to improve the performance of return instructions so that there is usually only a one-cycle pipeline bubble when executing subroutine returns (assume that the structure takes a full cycle to access).

## Problem M3.6: Managing Out-of-order Execution

This problem investigates the operation of a superscalar processor with branch prediction, register renaming, and out-of-order execution. The processor holds all data values in a **physical register file**, and uses a **rename table** to map from architectural to physical register names. A **free list** is used to track which physical registers are available for use. A **reorder buffer (ROB)** contains the bookkeeping information for managing the out-of-order execution (but, it does not contain any register data values).

When a branch instruction is encountered, the processor predicts the outcome and takes a snapshot of the rename table. If a misprediction is detected when the branch instruction later executes, the processor recovers by flushing the incorrect instructions from the ROB, rolling back the “next available” pointer, updating the free list, and restoring the earlier rename table snapshot.

We will investigate the execution of the following code sequence (assume that there is **no** branch-delay slot):

```
loop:  lw    r1, 0(r2)    # load r1 from address in r2
      addi  r2, r2, 4    # increment r2 pointer
      beqz  r1, skip     # branch to "skip" if r1 is 0
      addi  r3, r3, 1    # increment r3
skip:  bne   r2, r4, loop # loop until r2 equals r4
```

The diagram for Question M3.5.A on the next page shows the state of the processor during the execution of the given code sequence. An instance of each instruction in the loop has been issued into the ROB (the beqz instruction has been predicted not-taken), but none of the instructions have begun execution. In the diagram, old values which are no longer valid are shown in the following format: ~~P4~~. The rename table snapshots and other bookkeeping information for branch misprediction recovery are not shown.





### **Problem M3.6.C**

---

Consider (1) a single-issue, in-order processor with no branch prediction and (2) a multiple-issue, out-of-order processor with branch prediction. Assume that both processors have the same clock frequency. Consider how fast the given loop executes on each processor, assuming that it executes for many iterations.

Under what conditions, if any, might the loop execute at a faster rate on the in-order processor compared to the out-of-order processor?

Under what conditions, if any, might the loop execute at a faster rate on the out-of-order processor compared to the in-order processor?


### Problem M3.7: Exceptions and Register Renaming

Ben Bitdiddle has decided to start Bentel Corporation, a company specializing in high-end x86 processors to compete with Intel. His latest project is the Bentiium 4, a superscalar, out-of-order processor with register renaming and speculative execution.

The Bentiium 4 has 8 architectural registers (EAX, EBX, ECX, EDX, ESP, EBP, EDI, and ESI). In addition, the processor provides 8 internal registers T0-T7 not visible to the ISA that can be used to hold intermediary values used by micro-operations ( $\mu$ ops) generated by the microcode engine. The microcode engine is the decode unit and is used to generate  $\mu$ ops for all the x86 instructions. For example, the following register-memory x86 instruction might be translated into the following RISC-like  $\mu$ ops:

$$\text{ADD } R_d, R_a, \text{offset}(R_b) \rightarrow \begin{array}{l} \text{LW } T0, \text{offset}(R_b) \\ \text{ADD } R_d, R_a, T0 \end{array}$$

All 16  $\mu$ op-visible registers are renamed by the register allocation table (RAT) into a set of physical registers (P0-Pn). There is a separate shadow map structure that takes a snapshot of the RAT on a speculative branch in case of a misprediction. The block diagram for the front-end of the Bentiium 4 is shown below:



**Note:** The decode block is actually replicated in the Bentiium 4 in order to decode multiple instructions per cycle (not shown in the diagram).



**Problem M3.7.A****Recovering from Exceptions**

---

For the Pentium 4, if an x86 instruction takes an exception before it is committed, the machine state is reset back to the precise state that existed right before the excepting instruction started executing. This instruction is then re-executed after the exception is handled. Ben proposes that the shadow map structure used for speculative branches can also be used to recover a precise state in the event of an exception. Specify a strategy that can be implemented for taking the least number of snapshots of the RAT that would still allow the Pentium 4 to implement precise exception handling.

**Problem M3.7.B****Minimizing Snapshots**

---

Ben further states that the shadow map structure does not need to take a snapshot of all the registers in the Pentium 4 to be able to recover from an exception. Is Ben correct or not? If so, state which registers do not need to be recorded and explain why they are not necessary, or explain why all the registers are necessary in the snapshot.

**Problem M3.7.C****Renaming Registers**

---

Assume that the Pentium 4 has the same register renaming scheme as the Pentium 4. What is the minimum number of physical registers ( $P$ ) that the Pentium 4 must have to allow register renaming to work? Explain your answer.