

Quiz 2 Review

6.823 Spring 2017

Mark Jeffrey

Adapted from: Suvinay Subramanian, 2016

Topics Snapshot

» Out-of-order execution

- Reorder buffer (ROB)
- Register renaming
- Branch prediction
- Store, load buffer

» Multi-threading

- Coarse-grained, fine-grained, SMT

Out-of-order Execution

- » Instruction-level parallelism (ILP)
 - Execute as many instructions as possible concurrently
 - Dynamic scheduling of instructions
 - Maximize throughput, hide latency (ALU/Memory)

- » Why is this not easy?
 - Dependencies between instructions


Flavors of Dependencies

- » Data dependency
 - RAW, WAR, WAW

- » Control dependency
 - Branches

- » Structural dependency
 - Only one ALU

Recipes

1. Stall
2. Bypass
3. Speculate  Modern processors do this a lot!
4. Add hardware
5. Indirection (for false dependencies)
6. Do something else

Resolving Dependencies

» Data dependency

- RAW, WAR, WAW

=> Scoreboard (L8), Register renaming (L9), ROB (L11), Store buffer (L12)

» Control dependency

- Branches

=> Branch prediction (L10)

» Structural dependency

- Only one ALU


=> Superscalar execution (L8, L11)

Reorder Buffer

» Hardware structure that:

- tracks dependencies between instructions
- causes correct sequencing of dependent instructions

Enables independent sequences of instructions to proceed concurrently



Register Renaming

Eliminates false dependencies
by allocating a new register on
each write

Anti-dependence

$$r_3 \leftarrow (r_1) \text{ op } (r_2)$$
$$r_1 \leftarrow (r_4) \text{ op } (r_5)$$

Write-after-Read
(WAR) hazard

Output-dependence

$$r_3 \leftarrow (r_1) \text{ op } (r_2)$$
$$r_3 \leftarrow (r_6) \text{ op } (r_7)$$

Write-after-Write
(WAW) hazard

Register Renaming

Eliminates false dependencies by allocating a new register on each write

Free List	P8	P12							
-----------	----	-----	--	--	--	--	--	--	--

Physical Registers		
Reg	Value	Valid
P1		
P2	8000	1
P3	100	1
P4		
P5	18	1
P6		
P7		
P8		

Rename Table	
Register	Tag
R1	P6
R2	P2
R3	P3
R4	P5
R5	9

Register Renaming

Eliminates false dependencies by allocating a new register on each write

Register File	
Reg	Value
R1	
R2	
R3	
R4	9
R5	
R6	

Reorder Buffer

Tag	Use	Ex	Op	p1	src1	p2	src2	pd	dest	data
T8	1	1	lw	1	0xf00				R4	
...
T10	1		addi		T8				R6	

Rename Table

Reg	Valid	Tag
R1		
R2		
R3		
R4	1	T8
R5		
R6	1	T10

Store, Load Buffer

- » Handle dependencies that arise through memory
- » Allow aggressive load scheduling; stores don't constrain load scheduling

st r1, 4(r2)

ld r3, 8(r4)


When is the load dependent on the store?

When $(r2 + 4) == (r4 + 8)$

Do we know this issue when the instruction is decoded? **No**

Store Buffer

- » Enables data forwarding
- » Handles OoO stores
- » Handles speculative stores



» On store execute:

- mark valid and speculative; save tag, data and instruction number.

» On store commit:

- clear speculative bit and eventually move data to cache

» On store abort:

- clear valid bit

» One entry per store

» Written by stores


» Searched by loads

» Writes to data cache

Load Buffer

- » On load execute:
 - mark entry valid, and instruction number and tag of data.
- » On load commit:
 - clear valid bit
- » On load abort:
 - clear valid bit
- » One entry per load
- » Written by loads
- » Searched by stores

*Speculative
Load Buffer*




- » Enables aggressive load scheduling
- » Detects ordering violations

Branch Prediction

Speculation on control flow dependencies


- » 1-bit predictor, 2-bit predictor
- » Global history, local history
- » 2-level predictor



Branch Prediction

Branch Target Buffer (BTB)

- » store target PC of branch/jmp instruction seen last time
- » get address earlier than predictor/decode stage in



Speculative Value Management

» When do we do speculation?

- Branch prediction
- Assume no exceptions/interrupts
- Assume no memory dependency
- ...

» How do we manage speculative values?

- Greedy (or eager) update
 - Update value in place
 - Maintain log of old values to use for recovery
- Lazy update
 - Buffer the new value and leave old value in place
 - Replace the old value on commit

Types of Speculative Values

» Branch Prediction

- history registers, prediction counters etc.

» Register values


» Memory values

Out-of-order Execution

- » Dynamic scheduling of instructions
 - Dynamically builds a restricted data-flow graph of program
- » Allows us to tolerate long-latency operations (memory, ALU)
 - Execute "around" long-latency operations
- » Adds design complexity, area, power

Little's Law

$$\text{Throughput } (\bar{T}) = \text{Number in Flight } (\bar{N}) / \text{Latency } (\bar{L})$$



Example:

4 floating point registers
8 cycles per floating point operation

⇒ 1/2 issues per cycle!

Topics Snapshot

» Out-of-order execution

- Reorder buffer (ROB)
- Register renaming
- Branch prediction
- Store, load buffer

» Multi-threading

- Coarse-grained, fine-grained, SMT

Multithreading

- » Take instructions from different programs (or threads) – guaranteed to be independent.

- » Coarse-grained multithreading
Fine-grained multithreading
Simultaneous multithreading (SMT)

Good luck!