## Quiz 2 Handout

Figure 1 shows the pipeline of an out-of-order machine. Flip flops represent stage boundaries. Blocks in parallel to each other represent parallel operations occurring within the same stage.


The processor consists of the following stages:


- 1. Instruction Fetch: The instruction at PC is fetched from the instruction cache/memory.
  - The PC is also fed into a branch target buffer (BTB), which stores mappings from source PC to target PC. On a hit in the BTB, the next PC to be fetched is updated as the target PC indicated in the BTB.
- 2. Instruction Decode: The instruction is decoded.
  - If the decoded instruction was a conditional branch, its direction is predicted by a branch predictor. The branch predictor is described in the next page. *Note: Direct jumps (J/JAL) are always taken, so no prediction is needed.*
  - For direct branches (BEQZ/BNE/J/JAL), the branch target is calculated by a branch target calculator and updates the next PC to be fetched according to the prediction, if required.
- 3. Pre-Dispatch Check:
  - The reorder buffer (ROB) is checked for available slots.
  - The free list is checked for free rename registers.
  - For store instructions, the store buffer is checked for available slots.
  - For load instructions, the load buffer is checked for available slots.
- 4. Dispatch: The instruction is inserted into the ROB only if *all* the checks in the previous cycle (Pre-Dispatch Check) pass.

# This design uses a Unified Register File. The ROB only stores tags to the register names, and does not store data.

- 5. Execute: The ROB issues an instruction that is ready for execute. The register file is read to obtain any required operands. ALU operations are sent to the appropriate functional units. Cache/memory accesses also take place in this stage.
- 6. Register Write: The output from the functional units, or memory access are written to the register file, and the ROB is notified.
- 7. Commit: Instructions are committed **in-order** and the architectural register states are updated.

Note that not all sources, and not all control logic for next PC are shown in Figure 1 for simplicity.





### gshare Branch Predictor:

The Branch Predictor used in this processor is called *gshare*, which uses <u>exclusive OR (XOR)</u> to combine the global history and the PC. The gshare branch predictor takes the lower three bits from the global history and the lower three bits from the PC (excluding the last 2 bits which are always 00 for aligned instructions), and calculates an index into an array of the two-bit counters by exclusive OR-ing them (Figure 2).




Figure 2: gshare branch predictor

In the global history, 1 represents <u>**Taken**</u> and 0 represents <u>**Not-Taken**</u>. The 2-bit counters in this design follow the state-diagram shown in Figure 3. In state <u>**1X**</u>, we will guess <u>**Taken**</u>; in state <u>**0X**</u>, we will guess <u>**Not-Taken**</u>.




Figure 3: State Diagram of 2-bit counters

Prediction Counter			Decoded Inst. Queue				Store Buffer									Load Buffer					Physical Registers			
Index Value		118: 0xc8			Er	ntry	Valid	Specul	ative	Inum	Addr	[	Data	Entry	۷	/alid	Inum	Addr.	Reg	Value	V	'alid		
000	000 00						1	1	0	)	13	800	)4	73	1		1	11	1008	P1	1331		1	
001	001 01		Fetched Inst. Queue				2	1	1		17	810	0 0	0401	2		1	15	1004	P2	8000		1	
010	010 10		I19: 0xcc				3	1	1		110	819	8 8	8000	3		1	112	8004	P3	1008		1	
	011 11						4				114		-		4		1	116	1000	P4	1000		1	
-	100 00		Next PC to Fetch				5								5	-	-			P5				
				120:							1					_				P6				
						ŀ	Free	List	P8											P7	1729		1	
110		10							Reord	er Buf	ffer									P8				
111		01	Inum	PC	Use	Ex	Ор		p1	PR1	p2		PR2	Rd	LPF	ld	PRd			P9	73		1	
Global History														.	•			ext to mmit	P10					
,													_					mmu	P11					
00010110		17															_		P12	0401		1		
Branch Target Buffer		18	0x10	1	1	add		1	P3				R2	_	2	P2	_							
Entry	Entry PC Target		19	0x14	1	1	sub	1	1	P1				R4	P	4	P5			Rename Table				
1	0xcc	0x2c	110	0x18	1	1	sw		1	P2		1	P2					_		Register Value				
2			111	0x1c	1		beq	z		P5								_		R		P11		
3			12  13	0xb0 0xb4	1		Iw	1	1	P2 P2			P6	R1 R5		1 9	P6 P10	_		R2		P2		
4				113 0xb4 1 114 0xb8 1			mul		1	P2 P6		1	P6 P2	KO		9	P10			R		P3		
•			114	0xb8 0xbc	1	<u> </u>	sw	-		P6 P6		-	٢2					-						
			115	0xbc	1	1	beq lw	2	1	P0 P3		-+		R1		6	P11	-		R		P5	-	
			116	0xc0 0xc4	1	1	mul		1	P3 P5		1	P2	R1 R5		-	P11 P7	-		R		P7		
			11/	UXC4	1	1	Indi		1	- 75	<u> </u>	-	٢2		<u>Р</u> .	.0	P/	Ne	xt	R	6			
																			ailable					

## **Processor State**

**Figure 4: Processor State** 

A snapshot of the processor state is shown in Figure 4. It consists of the following components:

- Fetched Instruction Queue: Holds the fetched instructions.
- **Decoded Instruction Queue**: Holds the decoded instructions.
- Next PC to be fetched: See Figure 1.
- **Branch Target Buffer (BTB):** Holds map of source PC to target PC. If a fetched instruction PC hits in the BTB, the next PC to fetch is the corresponding target PC.
- Prediction Counter: 2-bit counters for branch prediction.
- Branch Global History: 8-bit global branch history.
- **Physical Registers**: The processor holds all data values in a **unified physical register** file.
- Free List: Tracks which physical registers are available for use.
- **Rename Table:** A map from architectural to physical register names.
- **Reorder Buffer (ROB)**: Contains the bookkeeping information for managing the out-oforder execution and register renaming (but, it does not contain any register data values).

- Store Buffer: The address and data from an executed SW instruction are temporarily kept in a store buffer, and then moved to the cache after the instruction commits or cleared if the instruction is aborted.
- Load Buffer: The address from an executed LW instruction is temporarily kept in the load buffer, and cleared after the instruction commits, or is aborted.

For SW instructions, assume the first operand (PR1) provides the base register for the store address, and the second operand (PR2) provides the data source for the store.

We provide a list of actions below. Study them carefully and relate them to the concepts covered in the lectures. You will be required to associate events in the processor to one of these actions, and, if required, one of the choices for the blank.

## Label List:

- A. Satisfy a dependence on \_\_\_\_\_ by stalling
- B. Satisfy a dependence on \_\_\_\_\_ by bypassing a speculative value
- C. Satisfy a dependence on \_\_\_\_\_ by bypassing a committed value
- D. Satisfy a dependence on \_\_\_\_\_ by speculation using a static predictionE. Satisfy a dependence on \_\_\_\_\_ by speculation using a dynamic prediction
- F. Write a speculative value using lazy data management
- G. Write a speculative value using greedy data management
- H. Speculatively update a prediction on \_\_\_\_\_ using lazy value management
- I. Speculatively update a prediction on \_\_\_\_\_ using greedy value management
- J. Non-speculatively update a prediction on \_\_\_\_\_
- K. Check the correctness of a speculation on \_\_\_\_\_ and find a correct speculation
- L. Check the correctness of a speculation on \_\_\_\_\_ and find an incorrect speculation
- M. Abort speculative action and cleanup lazily managed values
- N. Abort speculative action and cleanup greedily managed values
- O. Commit correctly speculated instruction, where there was no value management
- P. Commit correctly speculated instruction, and mark lazily updated values as non-speculative
- Q. Commit correctly speculated instruction, and free log associated with greedily updated values
- R. Illegal or broken action

### **Blank choices:**

- i. Register value
- PC value ii.
- iii. Branch direction
- Memory address iv.
- Memory value v.
- Latency of operation vi.
- Functional unit vii.