Email \_\_\_\_\_\_@mit.edu

# Computer System Architecture 6.823 Quiz #4 May 13<sup>th</sup>, 2015 Professors Daniel Sanchez and Joel Emer

This is a closed book, closed notes exam.

## 80 Minutes 15 Pages

Notes:

- Not all questions are of equal difficulty, so look over the entire exam and budget your time carefully.
- Please carefully state any assumptions you make.
- Show your work to receive full credit.
- Please write your name on every page in the quiz.
- You must not discuss a quiz's contents with other students who have not yet taken the quiz.

Part A	 34 Points
Part B	 26 Points
Part C	40 Points

### TOTAL \_\_\_\_\_ 100 Points

## Part A: Reliability (34 Points)

Ben Bitdiddle has a two-core processor with the following characteristics:

- Each core has a single-set, two-way set-associative private cache.
- Caches use the LRU replacement policy.
- Caches use a snoopy, bus-based MSI coherence protocol.
- Each cache line has the following fields: tag, data, and coherence state.
- The coherence state field is two bits (M state = 11, S state = 10, I state = 0X). The high-order bit represents whether the line is valid, and the low-order bit represents whether the line is dirty.
- Both cache lines share a single LRU bit. If the LRU bit is 1, block 1 will be replaced first. Otherwise, block 2 will be replaced.
- All instructions complete in a single cycle, including cache misses and bus transfers.

Cana D1

The structure of the private caches in the processor is shown below.

	Cole P1							
	Cach	e block 1		Cache block 2				
I DI Lit	Coherence	Tag	Data	Coherence state	Tag	Data		
LKU UII	state (2 bits)	(3 bits)	(8 bits)	(2 bits)	(3 bits)	(8 bits)		

Core P2							
	Cach	e block 1		Cache block 2			
I RI I hit	Coherence	Tag	Data	Coherence state	Tag	Data	
LICO DI	state (2 bits)	(3 bits)	(8 bits)	(2 bits)	(3 bits)	(8 bits)	

Suppose the private caches start with all their bits set to 0. Ben's target program for this multi-core processor is the following code sequence:

Time :		Opei	ration	:	ACE	Instruction?	:
Cycle	0	P1:	read	0x0A		Yes	
Cycle	1	P2:	read	0x0A		No	
Cycle	2	P2:	write	0x0A		Yes	
Cycle	3	P1:	read	0x0A		Yes	
Cycle	4	P1:	read	0x0B		Yes	
Cycle	5	P1:	read	0x0B		No	
Cycle	6	P1:	read	0x0A		Yes	
Cycle	7	P1:	read	0x0C		No	
Cycle	8	P1:	halt			No	
Cycle	9	P2:	halt			No	

### Question 1 (10 points)

Suppose the first load in core P1 brings A to cache block 1. During which cycles are the following bits ACE? Use Y to indicate the bit is ACE, or N to indicate it is un-ACE.

Cycle	0	1	2	3	4	5	6	7	8	9
LRU bit in P1										

#### P1 Cache block 1

Cycle	0	1	2	3	4	5	6	7	8	9
High-order bit of										
coherence state										
Low-order bit of										
coherence state										

#### P1 Cache block 2

Cycle	0	1	2	3	4	5	6	7	8	9
High-order bit of										
coherence state										
Low-order bit of										
coherence state										

### Question 2 (6 points)

What is the **AVF** of the coherence state fields in the private cache of core P1 over cycles 0-9? (Consider the coherence state fields only, not other fields)

### Question 3 (12 points)

Ben wants to protect his processor from cosmic rays by adding a protection mechanism. He wants to know the AVF of tag, data, and the LRU bit in the private cache first before adding his mechanism. Help Ben classify these three fields by their AVF into the following three categories: high (AVF near 100%), low (AVF near 0%), and medium (in between). Use one or two sentences to explain your answer for each case.

### Question 4 (6 points)

After finding the AVFs, Ben decides to add parity bits to all fields (coherence state, tag, data, and LRU bit). However, this causes a large number of false DUE events (detected unrecoverable errors). What structure in the private cache has the largest fraction of false DUE events, relative to their total DUE events?

## Part B: Transactional Memory (26 Points)

Ben Bitdiddle wants to implement a transactional memory system with pessimistic conflict detection in a two-core processor. This system has the following characteristics:

- When a transaction starts, it is assigned a unique global timestamp.
- The memory system tracks the set of addresses read or written by each transaction (i.e., its **read set** and **write set**).
- For every transactional load, the memory system checks whether this load reads an address in the **write set** of any other transaction, and declares a conflict if so.
- For every transactional store, the memory system checks whether this store writes an address in the **read set or write set** of any other transaction, and declares a conflict if so.
- On a conflict, the transaction with the later timestamp aborts.
- An aborted transaction restarts execution 10 cycles later.

Cycle relative	Transaction Y	Cycle relative	Transaction V
to start	Transaction A	to start	Transaction 1
Cycle 0	Starts	Cycle 0	Starts
Cycle 10	Read B	Cycle 10	Read B
Cycle 20	Read A	Cycle 20	Read A
Cycle 30	Write A	Cycle 30	Read B
Cycle 40	Ends	Cycle 40	Ends

Ben runs a program with two types of transaction: X and Y, shown below.

### Question 1 (6 points)

Suppose the system is executing two transactions: a type X transaction that starts at cycle 0 and receives timestamp 0, and a type Y transaction that starts at cycle 5 and receives timestamp 5. Is there a conflict between these two transactions? If so, at what cycle does this conflict happen?

### Question 2 (12 points)

Ben implements conflict detection by extending a conventional MSI coherence protocol. Furthermore, drawing inspiration from the delay invalidation cache coherence protocol in Quiz 3, Ben wants to optimize his transactional memory system as follows:

• When a core receives an abort for its currently running transaction, it delays the abort until the next local cache miss. If the transaction finishes without additional misses, it will commit successfully.

With this optimization, assume the same scenario as in the previous question: a type X transaction that starts at cycle 0 and receives timestamp 0, and a type Y transaction that starts at cycle 5 and receives timestamp 5. Are any of these transactions aborted? If so, when do aborts happen?

Does this optimization always provide correct transactional semantics? Explain your answer in one or two sentences.

#### Question 3 (8 points)

Ben believes this optimization works well and always needs fewer cycles to complete transactions. Is he correct? If so, explain why this always improves performance with one or two sentences. Otherwise, provide an example where this optimization causes a transaction to finish later.

```
Name ____
```

### Part C: VLIW, Vector Machines, and GPUs (40 Points)

Consider the following C code fragment:

```
for(int i = 0; i < 301; i++)
{
    if(A[i] != B[i])
        C[i] = A[i] + 1;
    else
        C[i] = A[i] - 1;
}</pre>
```

A, B and C are arrays of 301 integers each. (Note: sizeof(int) = 4 bytes). Assume that A, B and C are stored in non-overlapping regions of memory.

The MIPS assembly for this code is shown below.

# R	1 p	oints	to	A[0	]			
# R.	2 р	oints	to	В[О	]			
# R	3р	oints	to	C[0	]			
# R	4 с	ontair	ns a	a va	lue	of	E 30	1
1001	o:	LW		R5	, 0	(R1	_)	
-	L	LW		R6	, 0	(R2	2)	
		BEQ		R5	, R	6,	els	e
		ADDI	Ε	R5	, R	5,	#1	
		J		ne	xt			
els	e:	ADDI	[	R5	, R	5,	#-1	
nex	t:	SW		R5	, 0	(R3	3)	
		ADDI	Γ	R1	, R	1,	#4	
		ADDI	Γ	R2	, R	2,	#4	
		ADDI	Γ	R3	, R	3,	#4	
		ADDI	Ľ	R4	, R	4,	#-1	
		BNEZ	2	R4	, l	oop	)	

In the rest of the problem, assume that <u>load instructions that hit in the cache take 4 cycles</u> (i.e., if load instruction I1 starts execution at cycle N, then instructions that depend on the result of I1 can only start execution at or after cycle N+4) while <u>all other instructions take 1 cycle</u>. Assume the data cache has two read ports, two write ports, and is pipelined (i.e., it can accept a new request every cycle). Also assume perfect branch prediction and 100% hit rate in the instruction and data caches.

### Question 1 (15 points)

Consider a VLIW processor. Each instruction can contain up to two integer ALU operations (including branches) and two memory operations. In addition, in this machine, any operation can be predicated with any general-purpose register. For example:

[R3] SW R1, 0 (R2) executes the store instruction only if R3 is not zero; similarly, [!R3] SW R1, 0 (R2) executes the store only if R3 is zero.

Fill in the following table by unrolling enough loop iterations to eliminate the stall cycles in the main loop. Do not use software pipelining.

Label	Mem	Mem	ALU/Branch	ALU/Branch

### Question 2

Now consider a vector machine. In addition to scalar registers, the machine has 32 vector registers, each 32-elements long. Vector instructions are described in the following table.

Instr	ruction	Meaning
MTC1	VLR, Ri	Set VLR (vector length register) to the value of register Ri.
CVM		Set all elements in vector-mask (VM) register to 1.
LV	Vi, Rj	Load vector register Vi from memory starting at address Rj
		(under mask vector).
SV	Vi, Rj	Store Vi to memory starting at address Rj (under mask vector).
ADDVV	Vi, Vj, Vk	Add elements of Vj and Vk and then put each result in Vi
		(under mask vector).
ADDVS	Vi, Vj, Rk	Add Rk to each element of Vj and then put each result in Vi
		(under mask vector).
SUBVV	Vi, Vj, Vk	Subtract elements of Vk from Vj and then put each result in Vi
		(under mask vector).
SUBVS	Vi, Vj, Rk	Subtract Rk from elements of Vj and then put each result in Vi
		(under mask vector).
SVV	Vi, Vj	Compare the elements (EQ, NE, GT, LT, GE, LE) in Vi and
		Vj. If the condition is true, put a 1 in the mask vector (VM),
		otherwise put 0.

#### Question 2-1 (10 points)

Rewrite the code fragment for this vector machine by filling in the table on the next page. For your convenience, part of the assembly code is already written for you. You may not need all the rows.

Name \_\_\_\_\_

# R1 points to A[0] # R2 points to B[0] # R3 points to C[0] # R4 contains a value of 301

Label	Instruction	Comment (Optional)
loop:	CVM	Set all elements in mask to 1
	LV V1, R1	
	ADD R1, R1, R6	
	ADD R2, R2, R6	
	ADD R3, R3, R6	
	SUB R4, R4, R5	
	ADDI R5, R0, #32	Set R5 to 32
	MTC1 VLR, R5	Set VLR to R5
	SLL R6, R5, #2	Set R6 to R5*4
	BGTZ R4, loop	

#### Question 2-2 (5 points)

Suppose this vector machine has four lanes. Each lane has one ALU for adds, one ALU for comparisons, and a load-store unit with one read port and one write port. Both ALUs take a single cycle, and memory takes 4 cycles. Assume we use vector chaining to reduce stalls due to data dependences. The machine can chain a load to an ALU instruction, or an add ALU instruction to a compare ALU instruction. Also assume that the mask register is updated at the end of the cycle when an entire S—VV instruction is finished.

In this question, assume each vector register has at least N elements. If we run the same program but with N iterations (instead of 301) on this vector machine, what is the average number of cycles per element for this loop in steady state for a very large value of N?

### Question 3 (10 points)

Suppose we code this program to run on a GPU with N warps. Each warp has 32 threads sharing the same PC and thus executing the same instruction. Assume each operation takes 16 cycles to execute. At most one instruction can be issued per cycle. In this GPU, each lane has one ALU and one load-store unit.

(1) If the machine has 32 lanes, what is the minimum value of N to achieve the highest pipeline utilization?

(2) If the machine has 16 lanes, what is the minimum value of N to achieve the highest pipeline utilization?