
Complex Pipelining: Out-of-Order Execution, Register Renaming and Exceptions


Joel Emer Computer Science and Artificial Intelligence Laboratory M.I.T.

http://www.csg.csail.mit.edu/6.823

CDC 6600-style Scoreboard




In-Order Issue Limitations: an example



In-order restriction prevents instruction 4 from being dispatched

Out-of-Order Issue

How can we address the delay caused by a RAW dependence associated with the next in-order instruction?



Find something else to do!

- Issue stage buffer holds <u>multiple</u> instructions waiting to issue.
- Decode adds next instruction to buffer if there is space and the instruction does not cause a WAR or WAW hazard.
- Can issue any instruction in buffer whose RAW hazards are satisfied (for now at most one dispatch per cycle). Note: A writeback (WB) may enable more instructions.

In-Order Issue Limitations: an example

1	LD	F2,	34(R2)	<i>latency</i> 1	1 2
2	LD	F4,	45(R3)	long	
3	MULTD	F6,	F4,	F2	3	4 3
4	SUBD	F8,	F2,	F2	1	
5	DIVD	F4,	F2,	F8	4	5
6	ADDD	F10,	F6,	F4	1	6
In-order: Out-of-order:					<u>43</u> 5 . <u>3</u> 5	

Out-of-order execution did not allow any significant improvement!

March 8, 2017

http://www.csg.csail.mit.edu/6.823

How many Instructions can be in the pipeline

Throughput limited by number of instructions in flight, but which feature of an ISA limits the number of instructions in the pipeline?


Number of Registers

Out-of-order dispatch by itself does not provide any significant performance improvement !

How can we better understand the impact of number of registers on throughput?

Little's Law

Throughput $(\overline{T}) = Number$ in Flight $(\overline{N}) / Latency (\overline{L})$



Example:

4 floating point registers 8 cycles per floating point operation

 \Rightarrow 1/2 issues per cycle!

Overcoming the Lack of Register Names


Floating Point pipelines often cannot be kept filled with small number of registers.

IBM 360 had only 4 Floating Point Registers

Can a microarchitecture use more registers than specified by the ISA without loss of ISA compatibility ?

Yes, Robert Tomasulo of IBM suggested an ingenious solution in 1967 based on on-the-fly *register renaming*

Instruction-level Parallelism via Renaming




Renaming eliminates WAR and WAW hazards (renaming \Rightarrow additional storage)

March 8, 2017

http://www.csg.csail.mit.edu/6.823

L09-9

Handling register dependencies



Decode does register renaming, providing a new spot for each register write


 \Rightarrow Renaming eliminates structural hazards (WAR and WAW) by allowing use of more storage space.

- Renamed instructions added to an issue stage structure, called the reorder buffer (ROB). Any instruction in ROB whose RAW hazards have been satisfied can be dispatched.
 - \Rightarrow Out-of-order or dataflow execution handles RAW hazards

March 8, 2017

http://www.csg.csail.mit.edu/6.823

Reorder Buffer



Instruction slot is candidate for execution when:


- It holds a valid instruction ("use" bit is set)
- It has not already started execution ("exec" bit is clear)
- Both operands are available (p1 and p2 are set)

Is it obvious where an architectural register value is? No

March 8, 2017

http://www.csg.csail.mit.edu/6.823


Renaming & Out-of-order Issue



http://www.csg.csail.mit.edu/6.823

L09-12


Renaming & Out-of-order Issue



- Insert instruction in ROB
- Issue instruction from ROB
- Complete instruction
- Empty ROB entry

1 LD F2, 34(R2) 2 F4, 45(R3) LD 3 MULTD F4, F2 F6, F2, **F2** SUBD F8, 4 5 DIVD F4, F2, **F8** 6 ADDD F10, F6, **F4**

Simplifying Allocation/Deallocation




Instruction buffer is managed circularly

- Set "exec" bit when instruction begins execution
- When an instruction completes its "use" bit is marked free
- Increment ptr₂ only if the "use" bit is marked free

March 8, 2017

http://www.csg.csail.mit.edu/6.823

Data-Driven Execution




- Instruction template (i.e., tag t) is allocated by the Decode stage, which also stores the tag in the reg file
- When an instruction completes, its tag is deallocated

March 8, 2017

http://www.csg.csail.mit.edu/6.823

IBM 360/91 Floating Point Unit R. M. Tomasulo, 1967



Effectiveness?

Renaming and Out-of-order execution was first implemented in 1969 in IBM 360/91 but was effective only on a very small class of problems and thus did not show up in the subsequent models until mid-nineties.

Why?

 Did not address the memory latency problem which turned out be a much bigger issue than FU latency
 Made exceptions imprecise

One more problem needed to be solved

Control transfers

More on this in the next lecture

March 8, 2017

http://www.csg.csail.mit.edu/6.823

Exceptions are relatively unlikely events that need special processing, but where adding explicit control flow instructions is not desired, e.g., divide by 0, page fault

Exceptions can be viewed as an implicit conditional subroutine call that is inserted between two instructions.

Therefore, it must appear as if the exception is taken between two instructions (say I_i and I_{i+1})

- the effect of all instructions up to and including I_i is complete
- no effect of any instruction after I_i has taken place

The handler either aborts the program or restarts it at I_{i+1} .

Effect on Exceptions Out-of-order Completion

	$egin{array}{c} I_1 \ I_2 \end{array}$	DI LD	VD				6, 2,		f6, 45(ı	-3)	f4			
	I_3	Μι	JLT	D		f	0,		f2,		f4			
	$I_{\mathcal{4}}$	DI	VD			f	8,	1	f6,		f2			
	I_5	SL	JBC)		f	10,		f0,		f6			
	I_6	AC	DDD)		f	6,	,	f8,		f2			
out-of-ord	ler com	p	1	2	<u>2</u>	3	1	4	<u>3</u>	5	<u>5</u>	<u>4</u>	6	<u>6</u>
Consider e on "DIVD"				res	sto	re f2	2		re	sto	<u>6</u> re f10			

Precise exceptions are difficult to implement at high speed - want to start execution of later instructions before exception checks finished on earlier instructions

March 8, 2017

http://www.csg.csail.mit.edu/6.823


Exceptions

- Exceptions create a dependence on the value of the next PC
- Options for handling this dependence:
 - Stall
 Bypass
 Find something else to do
 Change the architecture
 Speculate!
- How can we handle rollback on mis-speculation

Delay state update until commit on speculated instructions


• Note: earlier exceptions must override later ones

Phases of Instruction Execution



March 8, 2017

http://www.csg.csail.mit.edu/6.823



Hold exception flags in pipeline until commit point (M stage)


- •If exception at commit:
 - update Cause/EPC registers
 - kill all stages
 - fetch at handler PC

Inject external interrupts at commit point

March 8, 2017_

http://www.csg.csail.mit.edu/6.823


In-Order Commit for Precise Exceptions



- Instructions fetched and decoded into instruction reorder buffer in-order
- Execution is out-of-order (\Rightarrow out-of-order completion)
- *Commit* (write-back to architectural state, i.e., regfile & memory, is in-order

Temporary storage needed to hold results before commit (shadow registers and store buffers)

Extensions for Precise Exceptions




Reorder buffer

- add <pd, dest, data, cause> fields in the instruction template
- commit instructions to reg file and memory in program order ⇒ buffers can be maintained circularly
- on exception, clear reorder buffer by resetting ptr₁=ptr₂ (stores must wait for commit before updating memory)

March 8, 2017

Rollback and Renaming




Register file does not contain renaming tags any more. How does the decode stage find the tag of a source register? Search the "dest" field in the reorder buffer

March 8, 2017

http://www.csg.csail.mit.edu/6.823

Renaming Table



When else are valid bits cleared? *Control transfers*

March 8, 2017

http://www.csq.csail.mit.edu/6.823

Physical Register Files

- Reorder buffers are space inefficient a data value may be stored in multiple places in the reorder buffer
- idea keep all data values in a physical register file
 - Tag represents the name of the data value and name of the physical register that holds it
 - Reorder buffer contains only tags

Thus, 64 data values may be replaced by 8-bit tags for a 256 element physical register file

More on this in later lectures ...

http://www.csg.csail.mit.edu/6.823

Branch Penalty

