Directory-Based Cache Coherence

Daniel Sanchez
Computer Science and Artificial Intelligence Lab
M.I.T.

It is sufficient to have hardware such that

- only one processor at a time has write permission for a location
- no processor can load a stale copy of the location after a write

It is sufficient to have hardware such that

- only one processor at a time has write permission for a location
- no processor can load a stale copy of the location after a write
- ⇒ A correct approach could be:

It is sufficient to have hardware such that

- only one processor at a time has write permission for a location
- no processor can load a stale copy of the location after a write
- ⇒ A correct approach could be:

write request:

The address is *invalidated* in all other caches *before* the write is performed

It is sufficient to have hardware such that

- only one processor at a time has write permission for a location
- no processor can load a stale copy of the location after a write

⇒ A correct approach could be:

write request:


The address is *invalidated* in all other caches *before* the write is performed

read request:

If a dirty copy is found in some cache, a write-back is performed before the memory is read

Directory-Based Coherence (Censier and Feautrier, 1978)


Snoopy Protocols



- Snoopy schemes broadcast requests over memory bus
- Difficult to scale to large numbers of processors
- Requires additional bandwidth to cache tags for snoop requests


Directory-Based Coherence (Censier and Feautrier, 1978)

Snoopy Protocols




- Snoopy schemes broadcast requests over memory bus
- Difficult to scale to large numbers of processors
- Requires additional bandwidth to cache tags for snoop requests

Directory Protocols




Directory-Based Coherence (Censier and Feautrier, 1978)

Snoopy Protocols




- Snoopy schemes broadcast requests over memory bus
- Difficult to scale to large numbers of processors
- Requires additional bandwidth to cache tags for snoop requests

Directory Protocols




- Directory schemes send messages to only those caches that might have the line
- Can scale to large numbers of processors
- Requires extra directory storage to track possible sharers

An MSI Directory Protocol




Cache states: Modified (M) / Shared (S) / Invalid (I)

An MSI Directory Protocol



- Cache states: Modified (M) / Shared (S) / Invalid (I)
- Directory states:
 - Uncached (Un): No sharers
 - Shared (Sh): One or more sharers with read permission (S)
 - Exclusive (Ex): A single sharer with read & write permissions (M)

An MSI Directory Protocol



- Cache states: Modified (M) / Shared (S) / Invalid (I)
- Directory states:
 - Uncached (Un): No sharers
 - Shared (Sh): One or more sharers with read permission (S)
 - Exclusive (Ex): A single sharer with read & write permissions (M)
- Transient states not drawn for clarity; for now, assume no racing requests

Transitions initiated by processor accesses:







Actions Processor Read (PrRd)


Processor Write (PrWr)

Shared Request (ShReq)

Exclusive Request (ExReq)


Transitions initiated by processor accesses:






Actions Processor Read (PrRd) Processor Write (PrWr) Shared Request (ShReq) Exclusive Request (ExReq)


Transitions initiated by processor accesses:




Actions Processor Read (PrRd) Processor Write (PrWr) Shared Request (ShReq) Exclusive Request (ExReq)

Transitions initiated by processor accesses:






Transitions initiated by processor accesses:



Actions Processor Read (PrRd) Processor Write (PrWr) Shared Request (ShReq) Exclusive Request (ExReq)

Transitions initiated by processor accesses:



Actions Processor Read (PrRd) Processor Write (PrWr) Shared Request (ShReq) Exclusive Request (ExReq)

Transitions initiated by directory requests:







Actions


Invalidation Request (InvReq)

Downgrade Request (DownReq)


Invalidation Response (InvResp)

Downgrade Response (DownResp)


Transitions initiated by directory requests:



Transitions initiated by directory requests:



Transitions initiated by directory requests:



Transitions initiated by evictions:






Actions

Writeback Request (WbReq)




Transitions initiated by evictions:



Actions

Writeback Request (WbReq)


Transitions initiated by evictions:



Actions

Writeback Request (WbReq)

MSI Protocol: Caches



- → Transitions initiated by processor accesses
- ---> Transitions initiated by directory requests
- ---> Transitions initiated by evictions








Transitions initiated by data requests:



Sh ShReq / Sharers = Sharers + {P}; ShResp ShReq / Sharers = {P}; ShResp



```
ExReq / Sharers = {P}; ExResp
     Ex
        ExReq / Inv(Sharers - {P}); Sharers = {P}; ExResp
     Sh
            ShReq / Sharers = Sharers + {P}; ShResp
        ShReq / Sharers = {P}; ShResp
```

```
ExReq / Sharers = {P}; ExResp
          ShReq / Down(Sharer); Sharers = Sharer + {P}; ShResp
        ExReq / Inv(Sharers - {P}); Sharers = {P}; ExResp
            ShReq / Sharers = Sharers + {P}; ShResp
        ShReq / Sharers = {P}; ShResp
```

Transitions initiated by writeback requests:








Transitions initiated by writeback requests:



WbReq / Sharers = {}; WbResp





Transitions initiated by writeback requests:

```
(Ex)
```

WbReq / Sharers = {}; WbResp

```
Sh WbRe Share
```


WbReq && |Sharers| > 1 / Sharers = Sharers - {P}; WbResp





Transitions initiated by writeback requests:


```
WbReq / Sharers = {}; WbResp
         WbReq && |Sharers| > 1 /
         Sharers = Sharers - {P}; WbResp
      WbReq && |Sharers| == 1 /
      Sharers = {}; WbResp
```

MSI Directory Protocol Example













MSI Directory Protocol Example


























Core 0


Core 1
























Core 0




Core 1









Core 0




Core 1












Core 0





Core 1

























Core 0


Cache 1		
Tag	State	Data
0xA	I->M	


Core 1


































Cache 1		
Tag	State	Data
0xA	M->I	5





0 Core 1


1 ST 0xB


ore 1 Core 2































Why are 0xA's wb and 0xB's req serialized?



Why are 0xA's wb and 0xB's req serialized?

Structural dependence


MSI Directory Protocol Example



Why are 0xA's wb and 0xB's req serialized? Possible solutions?

Structural dependence

MSI Directory Protocol Example



Why are 0xA's wb and 0xB's req serialized? Structural dependence Possible solutions? Buffer outside of cache to hold write data


MSHR – Holds load misses and writes outside of cache

MSHR entry



- On eviction/writeback
 - No free MSHR entry: stall
 - Allocate new MSHR entry
 - When channel available send WBReq and data
 - Deallocate entry on WBResp


MSHR - Holds load misses and writes outside of cache



On cache load miss

- No free MSHR entry: stall
- Allocate new MSHR entry
- Send ShReq (or ExReq)
- On *Resp forward data to CPU and cache
- Deallocate MSHR

MSHR – Holds load misses and writes outside of cache




MSHR – Holds load misses and writes outside of cache

l	MSHR en	try			p	er ld/st s	slots
VX	Addr	Data		V	L/S	Inum	Block Offset
			_	V	1/5	Inum	Block
				V)	main	Offset
				\/	7	Inum	Block
				V	L/ 3	IIIUIII	Offset

Per ld/st slots allow servicing multiple requests with one entry

MSHR - Holds load misses and writes outside of cache



- On cache load miss
 - Look for matching address is MSHR
 - If not found
 - If no free MSHR entry: stall
 - Allocate new MSHR entry and fill in
 - If found, just fill in per ld/st slot
 - Send ShReq (or ExReq)
 - On *Resp forward data to CPU and cache


Per Id/st^{Deallocate} MSHR servicing multiple requests with one entry

Directory Organization

- Requirement: Directory needs to keep track of all the cores that are sharing a cache block.
- Challenge: For each block the space needed to hold the list of sharers grows with number of possible sharers...


Flat, Memory-based Directories

- Dedicate a few bits of main memory to store the state and sharers of every line
- Encode sharers using a bit-vector



Flat, Memory-based Directories


- Dedicate a few bits of main memory to store the state and sharers of every line
- Encode sharers using a bit-vector



- √ Simple
- * Slow
- Very inefficient with many processors (~P bits / line)


Sparse Full-Map Directories

- Not every line in the system needs to be tracked only those in private caches!
- Idea: Organize directory as a cache



Sparse Full-Map Directories

- Not every line in the system needs to be tracked only those in private caches!
- Idea: Organize directory as a cache



- ✓ Low latency, energy-efficient
- ★ Bit-vectors grow with # cores → Area scales poorly
- **★** Limited associativity → Directory-induced invalidations

- To retain inclusion, must invalidate all sharers of an entry before reusing it for another address
- Example: 2-way set-associative sparse directory

Main Memory

		Dire	ectory		
Tag	State	Sharers	Tag	State	Sharers
0xA	Sh	{0}	0xF	Ex	{1}

	Cache 0	
Tag	State	Data
0xA	S	3

|--|

	Cache 1	
Tag	State	Data
0xF	М	1

Core 1

	Cache 2	
Tag	State	Data

Core 2

- To retain inclusion, must invalidate all sharers of an entry before reusing it for another address
- Example: 2-way set-associative sparse directory

Main Memory


		Dire	ectory		
Tag	State	Sharers	Tag	State	Sharers
0xA	Sh	{0}	0xF	Ex	{1}

	Cache 0	
Tag	State	Data
0xA	S	3

Core 0

	Cache 1	
Tag	State	Data
0xF	М	1

Core 1



Core 2



- To retain inclusion, must invalidate all sharers of an entry before reusing it for another address
- Example: 2-way set-associative sparse directory

Main Memory


		Dire	ectory		
Tag	State	Sharers	Tag	State	Sharers
0xA	Sh	{0}	0xF	Ex	{1}

	Cache 0	
Tag	State	Data
0xA	S	3

Core U	Core	e 0	
--------	------	-----	--

Cache 1			
Tag	State Data		
0xF	M	1	

Core 1




Core 2




- To retain inclusion, must invalidate all sharers of an entry before reusing it for another address
- Example: 2-way set-associative sparse directory

Main Memory Directory Tag **State Sharers** Tag **State Sharers** 0xASh {0} 0xFEx {1} ShReq 0xB Cache 0 Cache 1 Cache 2 **State** Tag **State** Data Tag **State Data Data** Tag 0xB I->S 1 0xAS 3 0xF М Core 0 Core 1 Core 2 LD 0xB


- To retain inclusion, must invalidate all sharers of an entry before reusing it for another address
- Example: 2-way set-associative sparse directory




- To retain inclusion, must invalidate all sharers of an entry before reusing it for another address
- Example: 2-way set-associative sparse directory




- To retain inclusion, must invalidate all sharers of an entry before reusing it for another address
- Example: 2-way set-associative sparse directory




- To retain inclusion, must invalidate all sharers of an entry before reusing it for another address
- Example: 2-way set-associative sparse directory




- To retain inclusion, must invalidate all sharers of an entry before reusing it for another address
- Example: 2-way set-associative sparse directory




- To retain inclusion, must invalidate all sharers of an entry before reusing it for another address
- Example: 2-way set-associative sparse directory



- To retain inclusion, must invalidate all sharers of an entry before reusing it for another address
- Example: 2-way set-associative sparse directory



- To retain inclusion, must invalidate all sharers of an entry before reusing it for another address
- Example: 2-way set-associative sparse directory




How many entries should the directory have?


Inexact Representations of Sharer Sets

Coarse-grain bit-vectors (e.g., 1 bit per 4 cores)

Sharer Set



 Limited pointers: Maintain a few sharer pointers, on overflow mark 'all' and broadcast (or invalidate another sharer)




Allow false positives (e.g., Bloom filters)

Inexact Representations of Sharer Sets

Coarse-grain bit-vectors (e.g., 1 bit per 4 cores)

Sharer Set



 Limited pointers: Maintain a few sharer pointers, on overflow mark 'all' and broadcast (or invalidate another sharer)



- Allow false positives (e.g., Bloom filters)
 - ✓ Reduced area & energy
 - Overheads still not scalable (these techniques simply play with constant factors)
 - ➤ Inexact sharers → Broadcasts, invalidations or spurious invalidations and downgrades

- Directory serializes multiple requests for the same address
 - Same-address requests are queued or NACKed and retried
- But races still exist due to conflicting requests
- Example: Upgrade race

Main Memory				
Directory				
ReqQ Tag State Sharers 0xA Sh {0,2}				

Cache 0			
Tag	State	Data	
0xA	S	3	
Core 0			

Cache 1			
Tag	State	Data	
0xA	S	3	
Core 1			

- Directory serializes multiple requests for the same address
 - Same-address requests are queued or NACKed and retried
- But races still exist due to conflicting requests
- Example: Upgrade race

Main Memory				
Directory				
ReqQ Tag State Sharers				
0xA Sh {0,2}				

Cache 0						
Tag	Tag State Data					
0xA	S	3				
Core 0						


Cache 1			
Tag	State	Data	
0xA	S	3	
Core 1			

ST 0xA

- Directory serializes multiple requests for the same address
 - Same-address requests are queued or NACKed and retried
- But races still exist due to conflicting requests
- Example: Upgrade race


Main Memory				
Directory				
ReqQ Tag State Sharers				
0xA Sh {0,2}				

Cache 0						
Tag	Tag State Data					
0xA	S->M	3				
Core 0						
1 ST 0xA						



ST 0xA


- Directory serializes multiple requests for the same address
 - Same-address requests are queued or NACKed and retried
- But races still exist due to conflicting requests
- Example: Upgrade race



April 5, 2017

http://www.csg.csail.mit.edu/6.823


- Directory serializes multiple requests for the same address
 - Same-address requests are queued or NACKed and retried
- But races still exist due to conflicting requests
- Example: Upgrade race




http://www.csq.csail.mit.edu/6.823

- Directory serializes multiple requests for the same address
 - Same-address requests are queued or NACKed and retried
- But races still exist due to conflicting requests
- Example: Upgrade race

ST 0xA




Caches 0 and 1 issue simultaneous ExReqs
Directory starts serving cache 0's ExReq, queues cache 1's




Cache 1 expected ExResp, but got InvReq!

ST 0xA

- Directory serializes multiple requests for the same address
 - Same-address requests are queued or NACKed and retried
- But races still exist due to conflicting requests
- Example: Upgrade race



Caches 0 and 1 issue simultaneous ExReqs
Directory starts serving cache 0's ExReq, queues cache 1's



ST 0xA

Cache 1 expected
ExResp, but got InvReq!

Cache 1 should transition from S->M to I->M and send InvResp

ST 0xA

ExReq 0xA

Data

3

CC and False Sharing Performance Issue - 1

state blk addr data0 data1 ... dataN

A cache block contains more than one word and cache-coherence is done at the block-level and not word-level

Suppose P_1 writes word_i and P_2 writes word_k and both words have the same block address.

What can happen?

CC and False Sharing Performance Issue - 1

state blk addr data0 data1 ... dataN


A cache block contains more than one word and cache-coherence is done at the block-level and not word-level

Suppose P₁ writes word_i and P₂ writes word_k and both words have the same block address.

What can happen? The block may be invalidated (ping pong) many times unnecessarily because the addresses are in same block.

CC and Synchronization

Performance Issue - 2



Cache-coherence protocols will cause mutex to ping-pong between P1's and P2's caches.

Ping-ponging can be reduced by first reading the mutex location (non-atomically) and executing a swap only if it is found to be zero.

CC and Bus Occupancy Performance Issue - 3

In general, an atomic *read-modify-write* instruction requires two memory (bus) operations without intervening memory operations by other processors

CC and Bus Occupancy Performance Issue - 3

In general, an atomic *read-modify-write* instruction requires two memory (bus) operations without intervening memory operations by other processors

In a multiprocessor setting, bus needs to be locked for the entire duration of the atomic read and write operation

- ⇒ expensive for simple buses
- ⇒ very expensive for split-transaction buses, directories

CC and Bus Occupancy Performance Issue - 3

In general, an atomic *read-modify-write* instruction requires two memory (bus) operations without intervening memory operations by other processors

In a multiprocessor setting, bus needs to be locked for the entire duration of the atomic read and write operation

- ⇒ expensive for simple buses
- ⇒ very expensive for split-transaction buses, directories

modern processors use

load-reserve
http://www.csg.csail.mit.edu/6.823

Load-reserve & Store-conditional

Special register(s) to hold reservation flag and address, and the outcome of store-conditional

```
Load-reserve R, (a):

<flag, adr> \leftarrow <1, a>;

R \leftarrow M[a];
```

```
Store-conditional (a), R:

if <flag, adr> == <1, a>

then cancel other procs'

reservation on a;

M[a] \leftarrow <R>;

status \leftarrow succeed;

else status \leftarrow fail;
```

If the snooper sees a store transaction to the address in the reserve register, the reserve bit is set to 0

- Several processors may reserve 'a' simultaneously
- These instructions are like ordinary loads and stores with respect to the bus traffic

Load-Reserve/Store-Conditional

Swap implemented with Ld-Reserve/St-Conditional

```
# Swap(R1, mutex):
```

```
L: Ld-Reserve R2, (mutex)
St-Conditional (mutex), R1
if (status == fail) goto L
R1 <- R2
```


Performance:


Load-reserve & Store-conditional


The total number of memory (bus) transactions is not necessarily reduced, but splitting an atomic instruction into load-reserve & storeconditional:

- increases bus utilization (and reduces processor stall time), especially in splittransaction buses
- reduces cache ping-pong effect because processors trying to acquire a semaphore do not have to perform stores each time


 Data in another cache needs to pass through the directory, instead of being forwarded directly.















Core 2

 Data in another cache needs to pass through the directory, instead of being forwarded directly.













① ST 0xA

 Data in another cache needs to pass through the directory, instead of being forwarded directly.














1 ST 0xA






















Coherence in Multi-Level Hierarchies

- Can use the same or different protocols to keep coherence across multiple levels
- Key invariant: Ensure sufficient permissions in all intermediate levels
- Example: 8-socket Xeon E7 (8 cores/socket)




In-Cache Directories

- Common multicore memory hierarchy:
 - 1+ levels of private caches
 - A shared last-level cache
 - Need to enforce coherence among private caches
- Idea: Embed the directory information in shared cache tags
 - Shared cache must be inclusive



In-Cache Directories


- Common multicore memory hierarchy:
 - 1+ levels of private caches
 - A shared last-level cache
 - Need to enforce coherence among private caches
- Idea: Embed the directory information in shared cache tags
 - Shared cache must be inclusive



- ✓ Avoids tag overheads & separate lookups
- * Can be inefficient if shared cache size >> sum(private cache sizes)

Avoiding Protocol Deadlock


 Protocols can cause deadlocks even if network is deadlock-free! (more on this later)



Example: Both nodes saturate all intermediate buffers with requests to each other, blocking responses from entering the network

Avoiding Protocol Deadlock

 Protocols can cause deadlocks even if network is deadlock-free! (more on this later)




Example: Both nodes saturate all intermediate buffers with requests to each other, blocking responses from entering the network

- Solution: Separate *virtual networks*
 - Different sets of virtual channels and endpoint buffers
 - Same physical routers and links

Avoiding Protocol Deadlock

 Protocols can cause deadlocks even if network is deadlock-free! (more on this later)



Example: Both nodes saturate all intermediate buffers with requests to each other, blocking responses from entering the network

- Solution: Separate *virtual networks*
 - Different sets of virtual channels and endpoint buffers
 - Same physical routers and links
- Most protocols require at least 2 virtual networks (for requests and replies), often >2 needed

Next Lecture: Consistency and Relaxed Memory Models