Memory Management: From Absolute Addresses to Demand Paging

Mengjia Yan
Computer Science and Artificial Intelligence Laboratory
M.I.T.

Based on slides from Daniel Sanchez

Recap: Cache Organization

- Caches are small and fast memories that transparently retain recently accessed data
- Cache organizations
 - Direct-mapped
 - Set-associative
 - Fully associative
- Cache performance
 - AMAT = HitLatency + MissRate * MissLatency
 - Minimizing AMAT requires balancing competing tradeoffs


Replacement Policy

Which block from a set should be evicted?

- Random
- Least Recently Used (LRU)
 - LRU cache state must be updated on every access
 - true implementation only feasible for small sets (2-way)
 - pseudo-LRU binary tree was often used for 4-8 way
- First In, First Out (FIFO) a.k.a. Round-Robin
 - used in highly associative caches
- Not Least Recently Used (NLRU)
 - FIFO with exception for most recently used block or blocks
- One-bit LRU
 - Each way represented by a bit. Set on use, replace first unused.


Multilevel Caches

- A memory cannot be large and fast
- Add level of cache to reduce miss penalty
 - Each level can have longer latency than level above
 - So, increase sizes of cache at each level



Multilevel Caches

- A memory cannot be large and fast
- Add level of cache to reduce miss penalty
 - Each level can have longer latency than level above
 - So, increase sizes of cache at each level



Metrics:

Local miss rate = misses in cache / accesses to cache

Global miss rate = misses in cache / CPU memory accesses

Misses per instruction = misses in cache / number of instructions

Inclusion Policy

Inclusive multilevel cache:

- Inner cache holds copies of data in outer cache
- External access need only check outer cache
- Most common case

Exclusive multilevel caches:

- Inner cache holds data not in outer cache
- Swap lines between inner/outer caches on miss
- Used in AMD Athlon with 64KB primary and 256KB secondary cache

Non-inclusive multilevel caches:

- Some cache lines duplicate in outer cache, and some do not
- Intel Skylake L3

Why choose one type or the other?

Inclusion Policy

Inclusive multilevel cache:

- Inner cache holds copies of data in outer cache
- External access need only check outer cache
- Most common case

Exclusive multilevel caches:

- Inner cache holds data not in outer cache
- Swap lines between inner/outer caches on miss
- Used in AMD Athlon with 64KB primary and 256KB secondary cache


Non-inclusive multilevel caches:


- Some cache lines duplicate in outer cache, and some do not
- Intel Skylake L3


Why choose one type or the other?

Exclusive: Outer cache retains more data


Inclusive: Less traffic, easier coherence








- First look up in direct-mapped cache
- If miss, look in victim cache
- If hit in victim cache, swap hit line with line now evicted from L1



- First look up in direct-mapped cache
- If miss, look in victim cache
- If hit in victim cache, swap hit line with line now evicted from L1
- If miss in victim cache, L1 victim -> VC, VC victim->?




- First look up in direct-mapped cache
- If miss, look in victim cache
- If hit in victim cache, swap hit line with line now evicted from L1
- If miss in victim cache, L1 victim -> VC, VC victim->?
- + Fast hit time of direct-mapped but with reduced conflict misses

Memory Management

The Fifties

- Absolute Addresses
- Dynamic address translation
- The Sixties
 - Atlas and Demand Paging
 - Paged memory systems and TLBs
- Modern Virtual Memory Systems

Names for Memory Locations



- Machine language address
 - as specified in machine code
- Virtual address (sometimes called **effective address**)
 - ISA specifies translation of machine code address into virtual address of program variable
- Physical address
 - ⇒ operating system specifies mapping of virtual address into name for a physical memory location

EDSAC, early 50's

virtual address = physical memory address

EDSAC, early 50's

virtual address = physical memory address

 Only one program ran at a time, with unrestricted access to entire machine (RAM + I/O devices)

EDSAC, early 50's

virtual address = physical memory address

- Only one program ran at a time, with unrestricted access to entire machine (RAM + I/O devices)
- Addresses in a program depended upon where the program was to be loaded in memory
- But it was more convenient for programmers to write location-independent subroutines

EDSAC, early 50's

virtual address = physical memory address

- Only one program ran at a time, with unrestricted access to entire machine (RAM + I/O devices)
- Addresses in a program depended upon where the program was to be loaded in memory
- But it was more convenient for programmers to write location-independent subroutines

How could location independence be achieved?

EDSAC, early 50's

virtual address = physical memory address

- Only one program ran at a time, with unrestricted access to entire machine (RAM + I/O devices)
- Addresses in a program depended upon where the program was to be loaded in memory
- But it was more convenient for programmers to write location-independent subroutines

How could location independence be achieved?

Linker and/or loader modify addresses of subroutines and callers when building a program memory image

Motivation

- In the early machines, I/O operations were slow and each word transferred involved the CPU
- Higher throughput if CPU and I/O of 2 or more programs were overlapped. How?
 - ⇒ multiprogramming

Motivation

- In the early machines, I/O operations were slow and each word transferred involved the CPU
- Higher throughput if CPU and I/O of 2 or more programs were overlapped. How?
 - \Rightarrow multiprogramming




Motivation

- In the early machines, I/O operations were slow and each word transferred involved the CPU
- Higher throughput if CPU and I/O of 2 or more programs were overlapped. How?
 - ⇒ multiprogramming

Location-independent programs

Programming and storage management ease




Motivation

- In the early machines, I/O operations were slow and each word transferred involved the CPU
- Higher throughput if CPU and I/O of 2 or more programs were overlapped. How?
 - ⇒ multiprogramming

Location-independent programs

Programming and storage management ease

⇒ need for a *base register*



Motivation


- In the early machines, I/O operations were slow and each word transferred involved the CPU
- Higher throughput if CPU and I/O of 2 or more programs were overlapped. How?
 - ⇒ multiprogramming

Location-independent programs

- Programming and storage management ease
 - ⇒ need for a *base register*

Protection

Independent programs should not affect each other inadvertently



Motivation


- In the early machines, I/O operations were slow and each word transferred involved the CPU
- Higher throughput if CPU and I/O of 2 or more programs were overlapped. How?
 - ⇒ multiprogramming

Location-independent programs


- Programming and storage management ease
 - ⇒ need for a *base register*

Protection

- Independent programs should not affect each other inadvertently
 - ⇒ need for a *bound register*




Simple Base and Bound Translation




Base and bounds registers are visible/accessible only when processor is running in *supervisor mode*

Simple Base and Bound Translation




Base and bounds registers are visible/accessible only when processor is running in *supervisor mode*


Separate Areas for Code and Data




What is an advantage of this separation? (Scheme used on all Cray vector supercomputers prior to X1, 2002)

free








free



free







As users come and go, the storage is "fragmented". Therefore, at some stage programs have to be moved around to compact the storage.

Paged Memory Systems

 Processor-generated address can be interpreted as a pair <page number, offset>

page frame number (PN) offset

Address Space of User-1


1	
0	
3	
2	

Paged Memory Systems

 Processor-generated address can be interpreted as a pair <page number, offset>

page frame number (PN) offset

 A page table contains the physical address of the base of each page




Paged Memory Systems

 Processor-generated address can be interpreted as a pair <page number, offset>


page frame number (PN) offset

 A page table contains the physical address of the base of each page




Page tables make it possible to store the pages of a program non-contiguously.

Private Address Space per User



Private Address Space per User




- Space required by the page tables (PT) is proportional to the virtual address space, number of users, ...
 - ⇒ Space requirement is large
 - ⇒ Too expensive to keep in registers

- Space required by the page tables (PT) is proportional to the virtual address space, number of users, ...
 - ⇒ Space requirement is large
 - ⇒ Too expensive to keep in registers
- Idea: Keep PT of the current user in special registers


- Space required by the page tables (PT) is proportional to the virtual address space, number of users, ...
 - ⇒ Space requirement is large
 - ⇒ Too expensive to keep in registers
- Idea: Keep PT of the current user in special registers
 - may not be feasible for large page tables
 - Increases the cost of context swap

- Space required by the page tables (PT) is proportional to the virtual address space, number of users, ...
 - ⇒ Space requirement is large
 - ⇒ Too expensive to keep in registers
- Idea: Keep PT of the current user in special registers
 - may not be feasible for large page tables
 - Increases the cost of context swap
- Idea: Keep PTs in the main memory


- Space required by the page tables (PT) is proportional to the virtual address space, number of users, ...
 - ⇒ Space requirement is large
 - ⇒ Too expensive to keep in registers
- Idea: Keep PT of the current user in special registers
 - may not be feasible for large page tables
 - Increases the cost of context swap
- Idea: Keep PTs in the main memory
 - needs one reference to retrieve the page base address and another to access the data word
 - ⇒ doubles the number of memory references!




February 13, 2020 MIT 6.823 Spring 2020 L04-45



February 13, 2020 MIT 6.823 Spring 2020 L04-46



February 13, 2020 MIT 6.823 Spring 2020 L04-47



A Problem in Early Sixties


- There were many applications whose data could not fit in the main memory, e.g., payroll
 - Paged memory system reduced fragmentation but still required the whole program to be resident in the main memory

A Problem in Early Sixties

- There were many applications whose data could not fit in the main memory, e.g., payroll
 - Paged memory system reduced fragmentation but still required the whole program to be resident in the main memory
- Programmers moved the data back and forth from the secondary store by overlaying it repeatedly on the primary store


tricky programming!

 Assume an instruction can address all the storage on the drum




Ferranti Mercury 1956

- Assume an instruction can address all the storage on the drum
- Method 1: programmer keeps track of addresses in the main memory and initiates an I/O transfer when required




Ferranti Mercury 1956

- Assume an instruction can address all the storage on the drum
- Method 1: programmer keeps track of addresses in the main memory and initiates an I/O transfer when required
 - Difficult, error prone




Ferranti Mercury 1956

- Assume an instruction can address all the storage on the drum
- Method 1: programmer keeps track of addresses in the main memory and initiates an I/O transfer when required
 - Difficult, error prone
- Method 2: automatic initiation of I/O transfers by software address translation
 - Brooker's interpretive coding, 1960



Ferranti Mercury 1956

- Assume an instruction can address all the storage on the drum
- Method 1: programmer keeps track of addresses in the main memory and initiates an I/O transfer when required
 - Difficult, error prone
- Method 2: automatic initiation of I/O transfers by software address translation
 - Brooker's interpretive coding, 1960
 - Inefficient




Ferranti Mercury 1956

Demand Paging in Atlas (1962)

"A page from secondary storage is brought into the primary storage whenever it is (implicitly) demanded by the processor."

Tom Kilburn




Demand Paging in Atlas (1962)

"A page from secondary storage is brought into the primary storage whenever it is (implicitly) demanded by the processor."

Tom Kilburn

Primary memory as a *cache* for secondary memory




Demand Paging in Atlas (1962)

"A page from secondary storage is brought into the primary storage whenever it is (implicitly) demanded by the processor."


Tom Kilburn

Primary memory as a *cache* for secondary memory


User sees 32 x 6 x 512 words of storage



Hardware Organization of Atlas



Hardware Organization of Atlas




Compare the effective page address against all 32 PARs

match \Rightarrow normal access no match \Rightarrow page fault

save the state of the partially executed instruction


Atlas Demand Paging Scheme



On a page fault:

- Input transfer into a free page is initiated
- The Page Address Register (PAR) is updated


Atlas Demand Paging Scheme



On a page fault:

- Input transfer into a free page is initiated
- The Page Address Register (PAR) is updated
- If no free page is left, a page is selected to be replaced (based on usage)
- The replaced page is written on the drum (to minimize the drum latency effect, the first empty page on the drum was selected)
- The page table is updated to point to the new location of the page on the drum


Caching vs. Demand Paging



Caching cache entry cache block (~32 bytes)

Demand paging page frame page (~4K bytes)

Caching vs. Demand Paging




Caching

cache entry
cache block (~32 bytes)
cache miss rate (1% to 20%)
cache hit (~1 cycle)
cache miss (~100 cycles)

Demand paging

page frame page (~4K bytes) page miss rate (<0.001%) page hit (~100 cycles) page miss (~5M cycles)

Caching vs. Demand Paging



Caching

cache entry
cache block (~32 bytes)
cache miss rate (1% to 20%)
cache hit (~1 cycle)
cache miss (~100 cycles)
a miss is handled
in hardware

Demand paging


page frame
page (~4K bytes)
page miss rate (<0.001%)
page hit (~100 cycles)
page miss (~5M cycles)
a miss is handled
mostly in software

Illusion of a large, private, uniform store

Illusion of a large, private, uniform store

Protection & Privacy

- several users, each with their private address space and one or more shared address spaces
 - page table ≡ name space




Illusion of a large, private, uniform store


Protection & Privacy

- several users, each with their private address space and one or more shared address spaces
 - page table = name space

Demand Paging

- Provides the ability to run programs larger than the primary memory
- Hides differences in machine configurations





Illusion of a large, private, uniform store


Protection & Privacy


- several users, each with their private address space and one or more shared address spaces
 - page table ≡ name space

Demand Paging

- Provides the ability to run programs larger than the primary memory
- Hides differences in machine configurations

The price is address translation on each memory reference









Linear Page Table


- Page Table Entry (PTE) contains:
 - A bit to indicate if a page exists
 - PPN (physical page number) for a memory-resident page
 - DPN (disk page number) for a page on the disk
 - Status bits for protection and usage





Linear Page Table


- Page Table Entry (PTE) contains:
 - A bit to indicate if a page exists
 - PPN (physical page number) for a memory-resident page
 - DPN (disk page number) for a page on the disk
 - Status bits for protection and usage



Virtual address

Linear Page Table


- Page Table Entry (PTE) contains:
 - A bit to indicate if a page exists
 - PPN (physical page number) for a memory-resident page
 - DPN (disk page number) for a page on the disk
 - Status bits for protection and usage
- OS sets the Page Table Base Register whenever active user process changes



February 13, 2020


Linear Page Table

- Page Table Entry (PTE) contains:
 - A bit to indicate if a page exists
 - PPN (physical page number) for a memory-resident page
 - DPN (disk page number) for a page on the disk
 - Status bits for protection and usage
- OS sets the Page Table Base Register whenever active user process changes




Linear Page Table

- Page Table Entry (PTE) contains:
 - A bit to indicate if a page exists
 - PPN (physical page number) for a memory-resident page
 - DPN (disk page number) for a page on the disk
 - Status bits for protection and usage
- OS sets the Page Table Base Register whenever active user process changes



Linear Page Table

- Page Table Entry (PTE) contains:
 - A bit to indicate if a page exists
 - PPN (physical page number) for a memory-resident page
 - DPN (disk page number) for a page on the disk
 - Status bits for protection and usage
- OS sets the Page Table Base Register whenever active user process changes



With 32-bit addresses, 4 KB pages & 4-byte PTEs:

With 32-bit addresses, 4 KB pages & 4-byte PTEs:

- \Rightarrow 2²⁰ PTEs, i.e, 4 MB page table per user
- ⇒ 4 GB of swap space needed to back up the full virtual address space

With 32-bit addresses, 4 KB pages & 4-byte PTEs:

- \Rightarrow 2²⁰ PTEs, i.e, 4 MB page table per user
- ⇒ 4 GB of swap space needed to back up the full virtual address space

Larger pages?

With 32-bit addresses, 4 KB pages & 4-byte PTEs:

- \Rightarrow 2²⁰ PTEs, i.e, 4 MB page table per user
- ⇒ 4 GB of swap space needed to back up the full virtual address space

Larger pages?

- Internal fragmentation (Not all memory in a page is used)
- Larger page fault penalty (more time to read from disk)

With 32-bit addresses, 4 KB pages & 4-byte PTEs:

- \Rightarrow 2²⁰ PTEs, i.e, 4 MB page table per user
- ⇒ 4 GB of swap space needed to back up the full virtual address space

Larger pages?

- Internal fragmentation (Not all memory in a page is used)
- Larger page fault penalty (more time to read from disk)

What about 64-bit virtual address space???

• Even 1MB pages would require 2⁴⁴ 8-byte PTEs (35 TB!)

With 32-bit addresses, 4 KB pages & 4-byte PTEs:

- \Rightarrow 2²⁰ PTEs, i.e, 4 MB page table per user
- ⇒ 4 GB of swap space needed to back up the full virtual address space

Larger pages?


- Internal fragmentation (Not all memory in a page is used)
- Larger page fault penalty (more time to read from disk)

What about 64-bit virtual address space???


• Even 1MB pages would require 2⁴⁴ 8-byte PTEs (35 TB!)

What is the "saving grace"?

Hierarchical Page Table




Address Translation & Protection




 Every instruction and data access needs address translation and protection checks

Address Translation & Protection



 Every instruction and data access needs address translation and protection checks

Address Translation & Protection



 Every instruction and data access needs address translation and protection checks


A good VM design needs to be fast (~ one cycle) and space-efficient

Translation Lookaside Buffers

Address translation is very expensive!

 In a two-level page table, each reference becomes several memory accesses

Solution: Cache translations in TLB



Translation Lookaside Buffers


Address translation is very expensive!

 In a two-level page table, each reference becomes several memory accesses

Solution: Cache translations in TLB

TLB hit \Rightarrow Single-cycle Translation

TLB miss \Rightarrow Page Table Walk to refill



- Typically 32-128 entries, usually fully associative
 - Each entry maps a large page, hence less spatial locality across pages → more likely that two entries conflict
 - Sometimes larger TLBs (256-512 entries) are 4-8 way setassociative
- Random or FIFO replacement policy

- Typically 32-128 entries, usually fully associative
 - Each entry maps a large page, hence less spatial locality across pages → more likely that two entries conflict
 - Sometimes larger TLBs (256-512 entries) are 4-8 way setassociative
- Random or FIFO replacement policy
- No process information in TLB?

- Typically 32-128 entries, usually fully associative
 - Each entry maps a large page, hence less spatial locality across pages → more likely that two entries conflict
 - Sometimes larger TLBs (256-512 entries) are 4-8 way setassociative
- Random or FIFO replacement policy
- No process information in TLB?
- TLB Reach: Size of largest virtual address space that can be simultaneously mapped by TLB

Example: 64 TLB entries, 4KB pages, one page per entry


TLB Reach = _____?

- Typically 32-128 entries, usually fully associative
 - Each entry maps a large page, hence less spatial locality across pages → more likely that two entries conflict
 - Sometimes larger TLBs (256-512 entries) are 4-8 way setassociative
- Random or FIFO replacement policy
- No process information in TLB?
- TLB Reach: Size of largest virtual address space that can be simultaneously mapped by TLB


Example: 64 TLB entries, 4KB pages, one page per entry

TLB Reach = <u>64 entries * 4 KB = 256 KB (if contiguous)</u>?

Variable-Sized Page Support




Variable-Sized Page Support



Variable-Size Page TLB

Some systems support multiple page sizes.



Handling a TLB Miss

Software (MIPS, Alpha)


TLB miss causes an exception and the operating system walks the page tables and reloads TLB. A privileged "untranslated" addressing mode used for walk

Hardware (SPARC v8, x86, PowerPC)

A memory management unit (MMU) walks the page tables and reloads the TLB


If a missing (data or PT) page is encountered during the TLB reloading, MMU gives up and signals a Page-Fault exception for the original instruction

Hierarchical Page Table Walk: SPARC v8



MMU does this table walk in hardware on a TLB miss

Address Translation: putting it all together



February 13, 2020 MIT 6.823 Spring 2020 L04-97

Next lecture: Modern Virtual Memory Systems