Modern Virtual Memory Systems

Mengjia Yan
Computer Science and Artificial Intelligence Laboratory
M.I.T.

Based on slides from Daniel Sanchez

Recap: Virtual Memory Systems

Illusion of a large, private, uniform store


Protection & Privacy

- several users, each with their private address space and one or more shared address spaces
 - page table = name space


Demand Paging

- Provides the ability to run programs larger than the primary memory
- Hides differences in machine configurations

The price is address translation on each memory reference



Recap: Hierarchical Page Table




Recap: Translation Lookaside Buffers

Address translation is very expensive!

 In a two-level page table, each reference becomes several memory accesses

Solution: Cache translations in TLB

TLB hit \Rightarrow Single-cycle Translation \Rightarrow Page Table Walk to refill




Recap: Translation Lookaside Buffers

Address translation is very expensive!

 In a two-level page table, each reference becomes several memory accesses

Solution: Cache translations in TLB

```
TLB hit \Rightarrow Single-cycle Translation \Rightarrow Page Table Walk to refill
```




Recap: TLB Designs


- Typically 32-128 entries, usually fully associative
 - Each entry maps a large page, hence less spatial locality across pages → more likely that two entries conflict
 - Sometimes larger TLBs (256-512 entries) are 4-16 way setassociative
- Random or FIFO replacement policy
- No process information in TLB?
- TLB Reach: Size of largest virtual address space that can be simultaneously mapped by TLB

Example: 64 TLB entries, 4KB pages, one page per entry

TLB Reach = <u>64 entries * 4 KB = 256 KB (if contiguous)</u>?


Variable-Sized Page Support






Chicken-and-egg problem







Chicken-and-egg problem




Chicken-and-egg problem



Chicken-and-egg problem




Chicken-and-egg problem




February 20, 2020

- Chicken-and-egg problem
- Q: how about set-associative TLBs?



February 20, 2020

- Chicken-and-egg problem
- Q: how about set-associative TLBs?
- Some systems use separate TLBs for different page sizes.



Software (MIPS, Alpha)

Hardware (SPARC v8, x86, PowerPC)


- Software (MIPS, Alpha)
 - TLB miss causes an exception and the operating system walks the page tables and reloads TLB.
 - A privileged "untranslated" addressing mode used for walk
- Hardware (SPARC v8, x86, PowerPC)

- Software (MIPS, Alpha)
 - TLB miss causes an exception and the operating system walks the page tables and reloads TLB.
 - A privileged "untranslated" addressing mode used for walk
- Hardware (SPARC v8, x86, PowerPC)
 - A memory management unit (MMU) walks the page tables and reloads the TLB
 - If a missing (data or PT) page is encountered during the TLB reloading, MMU gives up and signals a Page-Fault exception for the original instruction

- Software (MIPS, Alpha)
 - TLB miss causes an exception and the operating system walks the page tables and reloads TLB.
 - A privileged "untranslated" addressing mode used for walk
- Hardware (SPARC v8, x86, PowerPC)
 - A memory management unit (MMU) walks the page tables and reloads the TLB
 - If a missing (data or PT) page is encountered during the TLB reloading, MMU gives up and signals a Page-Fault exception for the original instruction


Q: Pros and cons of software and hardware approaches?


Hierarchical Page Table Walk: SPARC v8





MMU does this table walk in hardware on a TLB miss





















February 20, 2020 MIT 6.823 Spring 2020 L05-28


Topics

- Interrupts
- Speeding up the common case:
 - TLB & Cache organization
- Speeding up page table walks

Modern Usage




Interrupts: altering the normal flow of control



An external or internal event that needs to be processed by another (system) program. The event is usually unexpected or rare from program's point of view.

Interrupts: altering the normal flow of control



An external or internal event that needs to be processed by another (system) program. The event is usually unexpected or rare from program's point of view.

Causes of Interrupts

Interrupt: an event that requests the attention of the processor

- Asynchronous: an external event
 - input/output device service-request
 - timer expiration
 - power disruptions, hardware failure
- Synchronous: an internal event (a.k.a exception)
 - undefined opcode, privileged instruction
 - arithmetic overflow, FPU exception
 - misaligned memory access
 - virtual memory exceptions:
 - page faults, TLB misses, protection violations
 - traps: system calls, e.g., jumps into kernel

Asynchronous Interrupts: invoking the interrupt handler

- An I/O device requests attention by asserting one of the prioritized interrupt request lines
- Tricky: interrupted thread cannot anticipate/prepare for this control transfer
- When the processor decides to process the interrupt

Asynchronous Interrupts: invoking the interrupt handler

- An I/O device requests attention by asserting one of the prioritized interrupt request lines
- Tricky: interrupted thread cannot anticipate/prepare for this control transfer
- When the processor decides to process the interrupt
 - **Precise interrupt:** It stops the current program at instruction I_i , completing all the instructions up to I_{i-1}
 - It saves the PC of instruction I_i in a special register (EPC)
 - It disables interrupts and transfers control to a designated interrupt handler running in the kernel mode

HI₁

Interrupt Handler

- Needs to read a status register that indicates the cause of the interrupt
- Uses a special indirect jump instruction RFE (return-from-exception) that
 - enables interrupts
 - restores the processor to the user mode
 - restores hardware status and control state
- Nested interrupts

Interrupt Handler

- Needs to read a status register that indicates the cause of the interrupt
- Uses a special indirect jump instruction RFE (return-from-exception) that
 - enables interrupts
 - restores the processor to the user mode
 - restores hardware status and control state

Nested interrupts

- Saves EPC before enabling interrupts
- need an instruction to move EPC into GPRs
- need a way to mask further interrupts at least until EPC can be saved


Synchronous Interrupts


- A synchronous interrupt (exception) is caused by a particular instruction
- In general, the instruction cannot be completed and needs to be restarted after the exception has been handled
 - With pipelining, requires undoing the effect of one or more partially executed instructions
- In case of a trap (system call), the instruction is considered to have been completed
 - A special jump instruction involving a change to privileged kernel mode


L05-37


Topics

- Interrupts
- Speeding up the common case:
 - TLB & Cache organization
- Speeding up page table walks
- Modern Usage












- TLB miss: a hardware or software mechanism
- Page fault or protection violation: software handler




- TLB miss: a hardware or software mechanism
- Page fault or protection violation: software handler
- The common case: TLB lookup before every cache access




- TLB miss: a hardware or software mechanism
- Page fault or protection violation: software handler
- The common case: TLB lookup before every cache access
- Need mechanisms to cope with the additional latency of TLB:




- TLB miss: a hardware or software mechanism
- Page fault or protection violation: software handler
- The common case: TLB lookup before every cache access
- Need mechanisms to cope with the additional latency of TLB:
 - slow down the clock
 - pipeline the TLB and cache access
 - virtual-address caches
 - parallel TLB/cache access




Pros and cons:




Alternative: place the cache before the TLB



Pros and cons:




Alternative: place the cache before the TLB




Pros and cons:

one-step process in case of a hit (+)




Alternative: place the cache before the TLB




Pros and cons:

- one-step process in case of a hit (+)
- cache needs to be flushed on a context switch unless address space identifiers (ASIDs) included in tags (-)




Alternative: place the cache before the TLB




Pros and cons:

- one-step process in case of a hit (+)
- cache needs to be flushed on a context switch unless address space identifiers (ASIDs) included in tags (-)
- aliasing problems due to the sharing of pages (-)




Two virtual pages share one physical page




Two virtual pages share one physical page

General Solution: Disallow aliases to coexist in cache



General Solution: Disallow aliases to coexist in cache




Two virtual pages share one physical page

Tag	Data
> / A	4 + 6 + 6 + 1 + 1 + 1
VA ₁	1st Copy of Data at PA
VA ₂	2nd Copy of Data at PA

Virtual cache can have two copies of same physical data. Writes to one copy not visible to reads of other!

General Solution: Disallow aliases to coexist in cache



Two virtual pages share one physical page


Tag	Data
VA ₁	1st Copy of Data at PA
) / A	
VA_2	2nd Copy of Data at PA


Virtual cache can have two copies of same physical data. Writes to one copy not visible to reads of other!


General Solution: Disallow aliases to coexist in cache

Software (i.e., OS) solution for direct-mapped cache


VAs of shared pages must agree in cache index bits; this ensures all VAs accessing same PA will conflict in direct-mapped cache (early SPARCs)










Index L is available without consulting the TLB ⇒ cache and TLB accesses can begin simultaneously



Index L is available without consulting the TLB ⇒ cache and TLB accesses can begin simultaneously









Index L is available without consulting the TLB
 ⇒ cache and TLB accesses can begin simultaneously
 Tag comparison is made after both accesses are completed


When does this work? $L + b < k _$ $L + b = k _$ $L + b > k _$




When does this work?
$$L + b < k \checkmark L + b = k L + b > k$$




When does this work?
$$L + b < k \checkmark L + b = k \checkmark L + b > k$$



When does this work?
$$L + b < k \checkmark L + b = k \checkmark L + b > k ×$$






L05-67


Virtual Index L1 cache **VIPT** VA **VPN** b Direct-map a Page Offset **TLB** PA PPN b Tag

Concurrent Access to TLB & Large L1

The problem with L1 > Page size




Can VA₁ and VA₂ both map to PA?



Can VA₁ and VA₂ both map to PA? Yes


Virtual-Index Physical-Tag Caches: **Associative Organization**



After the PPN is known, 2^a physical tags are compared


Is this scheme realistic?


A solution via Second-Level Cache





Usually a common L2 cache backs up both Instruction and Data L1 caches


L2 is "inclusive" of both Instruction and Data caches





















Virtually Addressed L1:

Anti-Aliasing using L2



Topics

- Interrupts
- Speeding up the common case:
 - TLB & Cache organization
- Speeding up page table walks
- Modern Usage

Page Fault Handler

- When the referenced page is not in DRAM:
 - The missing page is located (or created)
 - It is brought in from disk, and page table is updated
 Another job may be run on the CPU while the first job waits for the requested page to be read from disk
 - If no free pages are left, a page is swapped out
 Pseudo-LRU replacement policy


Page Fault Handler

- When the referenced page is not in DRAM:
 - The missing page is located (or created)
 - It is brought in from disk, and page table is updated
 Another job may be run on the CPU while the first job waits for the requested page to be read from disk
 - If no free pages are left, a page is swapped out
 Pseudo-LRU replacement policy
- Since it takes a long time to transfer a page (msecs), page faults are handled completely in software by the OS
 - Untranslated addressing mode is essential to allow kernel to access page tables

L05-84


Translation for Page Tables

• Can references to page tables cause TLB misses?




Translation for Page Tables

Can references to page tables cause TLB misses?




Swapping a Page of a Page Table





A PTE in primary memory contains primary or secondary memory addresses




A PTE in secondary memory contains only secondary memory addresses

⇒ a page of a PT can be swapped out only if none of its PTE's point to pages in the primary memory


Why?_____

Swapping a Page of a Page Table





A PTE in primary memory contains primary or secondary memory addresses



A PTE in secondary memory contains only secondary memory addresses

 \Rightarrow a page of a PT can be swapped out only if none of its PTE's point to pages in the primary memory

Pointed-to pages become inaccessible Why? (page fault due to swapped out PT page) May cause deadlock!


Atlas Revisited

One PAR for each physical page

 PAR's contain the VPN's of the pages resident in primary memory


• Advantage:

Disadvantage?



Atlas Revisited


- One PAR for each physical page
- PAR's contain the VPN's of the pages resident in primary memory
- Advantage:
 - The size is proportional to the size of the primary memory
- Disadvantage?




Atlas Revisited

- One PAR for each physical page
- PAR's contain the VPN's of the pages resident in primary memory
- Advantage:
 - The size is proportional to the size of the primary memory
- Disadvantage?


Must check all PARs!




Hashed Page Table: Approximating Associative Addressing



Hashed Page Table: Approximating Associative Addressing



Hashed Page Table: Approximating Associative Addressing



- Hashed Page Table is typically 2 to 3 times larger than the number of PPNs to reduce collision probability
- It can also contain DPNs for some nonresident pages (not common)
- If a translation cannot be resolved in this table then the software consults a data structure that has an entry for every existing page

Page Table Primary Memory

Virtual Memory Use Today - 1


- Desktop/server/cellphone processors have full demand-paged virtual memory
 - Portability between machines with different memory sizes
 - Protection between multiple users or multiple tasks
 - Share small physical memory among active tasks
 - Simplifies implementation of some OS features
- Vector supercomputers and GPUs have translation and protection but not demand paging (Older Crays: base&bound, Japanese & Cray X1: pages)
 - Don't waste expensive processor time thrashing to disk (make jobs fit in memory)
 - Mostly run in batch mode (run set of jobs that fits in memory)
 - Difficult to implement restartable vector instructions

Virtual Memory Use Today - 2

- Most embedded processors and DSPs provide physical addressing only
 - Can't afford area/speed/power budget for virtual memory support
 - Often there is no secondary storage to swap to!
 - Programs custom-written for particular memory configuration in product
 - Difficult to implement restartable instructions for exposed architectures

Next lecture: Pipelining!


Global System Address Space



- Level A maps users' address spaces into the global space providing privacy, protection, sharing etc.
- Level B provides demand paging for the large global system address space
- Level A and Level B translations may be kept in separate TLB's

Hashed Page Table Walk:

PowerPC Two-level, Segmented Addressing



Power PC: Hashed Page Table

