

# Virtualization and Security

*Mengjia Yan*

*Computer Science & Artificial Intelligence Lab  
M.I.T.*

*Based on slides from Daniel Sanchez*

# Evolution in Number of Users

---

IBM 1620  
1959



Single User

Runtime  
loaded with  
program

# Evolution in Number of Users

---

IBM 1620  
1959



Single User

Runtime  
loaded with  
program

IBM 360  
1960s



Multiple Users

OS for  
sharing  
resources

# Evolution in Number of Users

---

IBM 1620  
1959



Single User

Runtime  
loaded with  
program

IBM 360  
1960s



Multiple Users

OS for  
sharing  
resources

IBM PC  
1980s



Single User

OS for  
sharing  
resources

# Evolution in Number of Users

---

IBM 1620  
1959



Single User

Runtime  
loaded with  
program

IBM 360  
1960s



Multiple Users

OS for  
sharing  
resources

IBM PC  
1980s



Single User

OS for  
sharing  
resources

Cloud Servers  
1990s




Multiple Users

Multiple OSs

# Single-Program Machine


---



- Hardware executes a single program
- This program has direct and complete access to all hardware resources in the machine

# Single-Program Machine


Program




ISA

- Hardware executes a single program
- This program has direct and complete access to all hardware resources in the machine

# Single-Program Machine



ISA




- Hardware executes a single program
- This program has direct and complete access to all hardware resources in the machine
- The instruction set architecture (ISA) is the interface between software and hardware



# Operating Systems


---



- Operating System (OS) goals:
  - Protection and privacy: Processes cannot access each other's data

# Operating Systems


---



- Operating System (OS) goals:
  - **Protection and privacy:** Processes cannot access each other's data
  - **Abstraction:** OS hides details of underlying hardware
    - e.g., processes open and access files instead of issuing raw commands to the disk

# Operating Systems

---



- Operating System (OS) goals:
  - **Protection and privacy:** Processes cannot access each other's data
  - **Abstraction:** OS hides details of underlying hardware
    - e.g., processes open and access files instead of issuing raw commands to the disk
  - **Resource management:** OS controls how processes share hardware (CPU, memory, disk, etc.)

# Operating System Mechanisms


---

- The OS kernel provides a **private address space** to each process
  - Each process is allocated space in physical memory by the OS
  - A process is not allowed to access the memory of other processes

# Operating System Mechanisms

---


- The OS kernel provides a **private address space** to each process
  - Each process is allocated space in physical memory by the OS
  - A process is not allowed to access the memory of other processes



# Operating System Mechanisms



---

- The OS kernel provides a **private address space** to each process
  - Each process is allocated space in physical memory by the OS
  - A process is not allowed to access the memory of other processes
- The OS kernel **schedules processes** into cores
  - Each process is given a fraction of CPU time
  - A process cannot use more CPU time than allowed





# Operating System Mechanisms

- The OS kernel provides a **private address space** to each process
  - Each process is allocated space in physical memory by the OS
  - A process is not allowed to access the memory of other processes
- The OS kernel **schedules processes** into cores
  - Each process is given a fraction of CPU time
  - A process cannot use more CPU time than allowed



# Operating System Mechanisms

- The OS kernel provides a **private address space** to each process
  - Each process is allocated space in physical memory by the OS
  - A process is not allowed to access the memory of other processes
- The OS kernel **schedules processes** into cores
  - Each process is given a fraction of CPU time
  - A process cannot use more CPU time than allowed



- The OS kernel lets processes invoke system services (e.g., access files or network sockets) via **system calls**



# Virtual Machines


---

- The OS gives a **Virtual Machine (VM)** to each process
  - Each process believes it runs on its own machine...
  - ...but this machine does not exist in physical hardware

# Virtual Machines

---

- The OS gives a **Virtual Machine (VM)** to each process
  - Each process believes it runs on its own machine...
  - ...but this machine does not exist in physical hardware




# Virtual Machines

---


- The OS gives a **Virtual Machine (VM)** to each process
  - Each process believes it runs on its own machine...
  - ...but this machine does not exist in physical hardware

OS Kernel (specially privileged process)




# Virtual Machines

- The OS gives a **Virtual Machine (VM)** to each process
  - Each process believes it runs on its own machine...
  - ...but this machine does not exist in physical hardware




# Virtual Machines

- The OS gives a **Virtual Machine (VM)** to each process
  - Each process believes it runs on its own machine...
  - ...but this machine does not exist in physical hardware



# Virtual Machines

- A Virtual Machine (VM) is an **emulation** of a computer system
  - Very general concept, used beyond operating systems



# Virtual Machines Are Everywhere


---

- Example: Consider a Python program running on a Linux Virtual Machine

# Virtual Machines Are Everywhere

---

- Example: Consider a Python program running on a Linux Virtual Machine



Python program



# Virtual Machines Are Everywhere

---

- Example: Consider a Python program running on a Linux Virtual Machine



A diagram illustrating the relationship between a Python program and the Python language. A light green rectangular box with a thin black border contains the text "Python program". Below this box, a horizontal red line extends to the right, ending with the text "Python Language" in red. The red line is positioned such that it appears to be the base of the box.


Python program

Python Language

# Virtual Machines Are Everywhere

---


- Example: Consider a Python program running on a Linux Virtual Machine



# Virtual Machines Are Everywhere

---


- Example: Consider a Python program running on a Linux Virtual Machine



# Virtual Machines Are Everywhere

---


- Example: Consider a Python program running on a Linux Virtual Machine



# Virtual Machines Are Everywhere

---


- Example: Consider a Python program running on a Linux Virtual Machine



# Virtual Machines Are Everywhere

---


- Example: Consider a Python program running on a Linux Virtual Machine



# Virtual Machines Are Everywhere

---


- Example: Consider a Python program running on a Linux Virtual Machine



# Virtual Machines Are Everywhere

---

- Example: Consider a Python program running on a Linux Virtual Machine






# Virtual Machines Are Everywhere

---


- Example: Consider a Python program running on a Linux Virtual Machine



# Virtual Machines Are Everywhere

---


- Example: Consider a Python program running on a Linux Virtual Machine



# Virtual Machines Are Everywhere

---


- Example: Consider a Python program running on a Linux Virtual Machine



# Virtual Machines Are Everywhere

---


- Example: Consider a Python program running on a Linux Virtual Machine



# Virtual Machines Are Everywhere

---


- Example: Consider a Python program running on a Linux Virtual Machine



# Virtual Machines Are Everywhere

---


- Example: Consider a Python program running on a Linux Virtual Machine



# Virtual Machines Are Everywhere

---

- Example: Consider a Python program running on a Linux Virtual Machine



# Implementing Virtual Machines

---

- Virtual machines can be implemented entirely in software, but at a performance cost
  - e.g., Python programs are 10-100x slower than native Linux programs due to Python interpreter overheads



# Implementing Virtual Machines

---

- Virtual machines can be implemented entirely in software, but at a performance cost
  - e.g., Python programs are 10-100x slower than native Linux programs due to Python interpreter overheads
- We want to support virtual machines with minimal overheads → need hardware support!

# ISA Extensions to Support OS

---

# ISA Extensions to Support OS

---

- Two modes of execution: **user** and **supervisor**

# ISA Extensions to Support OS

---

- Two modes of execution: **user** and **supervisor**
  - OS kernel runs in supervisor mode
  - All other processes run in user mode

# ISA Extensions to Support OS

---

- Two modes of execution: **user** and **supervisor**
  - OS kernel runs in supervisor mode
  - All other processes run in user mode
- **Privileged instructions and registers** that are only available in supervisor mode

# ISA Extensions to Support OS

---

- Two modes of execution: **user** and **supervisor**
  - OS kernel runs in supervisor mode
  - All other processes run in user mode
- **Privileged instructions and registers** that are only available in supervisor mode
- **Traps (exceptions)** to safely transition from user to supervisor mode


# ISA Extensions to Support OS

---

- Two modes of execution: **user** and **supervisor**
  - OS kernel runs in supervisor mode
  - All other processes run in user mode
- **Privileged instructions and registers** that are only available in supervisor mode
- **Traps (exceptions)** to safely transition from user to supervisor mode
- **Virtual memory** to provide private address spaces and abstract the storage resources of the machine

# Supporting Multiple OSs


---






# Supporting Multiple OSs

---



- A VMM (aka Hypervisor) provides a **system virtual machine** to each OS

# Supporting Multiple OSs



- A VMM (aka Hypervisor) provides a **system virtual machine** to each OS
- VMM can run directly on hardware (as above) or on another OS
  - Precisely, VMM can be implemented against an ISA (as above) or a process-level ABI. Who knows what lays below the interface...

# Motivation for Multiple OSs

---

Some motivations for using multiple operating systems on a single computer:

- Allows use of capabilities of multiple distinct operating systems.

# Motivation for Multiple OSs

---

Some motivations for using multiple operating systems on a single computer:

- Allows use of capabilities of multiple distinct operating systems.
- Allows different users to share a system while using completely independent software stacks.

# Motivation for Multiple OSs

---

Some motivations for using multiple operating systems on a single computer:

- Allows use of capabilities of multiple distinct operating systems.
- Allows different users to share a system while using completely independent software stacks.
- Allows for load balancing and migration across multiple machines.

# Motivation for Multiple OSs

---

Some motivations for using multiple operating systems on a single computer:

- Allows use of capabilities of multiple distinct operating systems.
- Allows different users to share a system while using completely independent software stacks.
- Allows for load balancing and migration across multiple machines.
- Allows operating system development without making entire machine unstable or unusable.

# Virtualization Nomenclature


---

From (Machine we are attempting to execute)

- Guest
- Client
- Foreign ISA

To (Machine that is doing the real execution)

- Host
- Target
- Native ISA



# Virtual Machine Requirements

## [Popek and Goldberg, 1974]

---

- Equivalence/Fidelity: A program running on the VMM should exhibit a behavior essentially identical to that demonstrated when running on an equivalent machine directly.
- Resource control/Safety: The VMM must be in complete control of the virtualized resources.
- Efficiency/Performance: A statistically dominant fraction of machine instructions must be executed without VMM intervention.
  - Every instruction is intervened by VMM: Virtual machines implemented entirely in software using binary emulation
  - VMM only intervenes sensitive instructions: need hardware support



# Virtual Machine Requirements

## [Popek and Goldberg, 1974]

---

Classification of instructions into 3 groups:

- Privileged instructions: Instructions that **trap** if the processor is in **user mode** and do not trap if it is in a more privileged mode.
- Control-sensitive instructions: Instructions that attempt to change the configuration of resources in the system.
- Behavior-sensitive instructions: Those whose behavior depends on the configuration of resources, e.g., mode

Building an *effective* VMM for an architecture is possible if **the set of sensitive instructions** is a **subset** of the set of privileged instructions.

# Security and Side Channels

---

- ISA and ABI are **timing-independent** interfaces
  - Specify *what* should happen, not *when*

# Security and Side Channels


---

- ISA and ABI are **timing-independent** interfaces
  - Specify *what* should happen, not *when*
- Hardware isolation mechanisms like virtual memory guarantee that architectural state will not be directly exposed to other processes...

# Security and Side Channels

---

- ISA and ABI are **timing-independent** interfaces
  - Specify *what* should happen, not *when*
- Hardware isolation mechanisms like virtual memory guarantee that architectural state will not be directly exposed to other processes...
- ...but timing and other implementation details (e.g., microarchitectural state, power, etc.) may be used as **side channels** to leak information!



# Side Channels

---

- Side channels do not exploit software bugs or crypto algorithm weaknesses
  - E.g. Buffer overflow attack is not a side channel attack


# Side Channels

---

- Side channels do not exploit software bugs or crypto algorithm weaknesses
  - E.g. Buffer overflow attack is not a side channel attack
- Side channels leak information based on the implementation of a computer system
  - E.g. acoustic side channel
  - Timing information, power consumption, electromagnetic leaks etc.

# Cache-Based Side Channels

---



- Attacker can infer shared cache behavior of victim
  - e.g., prime+probe attack, flush+reload attacks
  - Leaks address-dependent information, e.g., RSA [Percival 2005] and AES keys [Osvik et al. 2005]

# Cache-based Side Channels

---

- RSA example:
  - Square-and-multiply based exponentiation

```
Input : base  $b$ , modulo  $m$ ,  
         exponent  $e = (e_{n-1} \dots e_0)_2$   
Output:  $b^e \bmod m$   
 $r = 1$   
for  $i = n-1$  down to 0 do  
     $r = \text{sqr}(r)$   
     $r = \text{mod}(r, m)$   
    if  $e_i == 1$  then  
         $r = \text{mul}(r, b)$   
         $r = \text{mod}(r, m)$   
    end  
end  
return  $r$ 
```



# Cache-based Side Channels

---

- RSA example:
  - Square-and-multiply based exponentiation

```
Input : base  $b$ , modulo  $m$ ,  
         exponent  $e = (e_{n-1} \dots e_0)_2$   
Output:  $b^e \bmod m$   
 $r = 1$   
for  $i = n-1$  down to 0 do  
     $r = \text{sqr}(r)$   
     $r = \text{mod}(r, m)$   
    if  $e_i == 1$  then  
         $r = \text{mul}(r, b)$   
         $r = \text{mod}(r, m)$   
    end  
end  
return  $r$ 
```

# Cache-based Side Channels

- RSA example:
  - Square-and-multiply based exponentiation


```
Input : base  $b$ , modulo  $m$ ,  
         exponent  $e = (e_{n-1} \dots e_0)_2$   
Output:  $b^e \bmod m$   
 $r = 1$   
for  $i = n-1$  down to 0 do  
     $r = \text{sqr}(r)$   
     $r = \text{mod}(r, m)$   
    if  $e_i == 1$  then  
         $r = \text{mul}(r, b)$   
         $r = \text{mod}(r, m)$   
    end  
end  
return  $r$ 
```

Secret-dependent  
memory accesses  
→ transmitter

# Cache-based Side Channels

---


- Prime+Probe



# Cache-based Side Channels

---


- Prime+Probe



# Cache-based Side Channels


---

- Prime+Probe




# Cache-based Side Channels

- Prime+Probe



# Cache-based Side Channels


- Prime+Probe



# Cache-based Side Channels

- Prime+Probe

- Victim access a transmitter address
- Attacker has 1 cache miss during Probe
- Long access latency






# Cache-based Side Channels

- Prime+Probe

- Victim access a transmitter address
- Attacker has 1 cache miss during Probe
- Long access latency
  
- Victim does not access the transmitter address
- Attacker has all cache hits during Probe
- Short access latency




# Cache-based Side Channels

- Prime+Probe

- Victim access a transmitter address
- Attacker has 1 cache miss during Probe
- Long access latency

- Victim does not access the transmitter address
- Attacker has all cache hits during Probe
- Short access latency



- *Microarch side channels among threads running on same SMT core?*




# Cache-based Side Channels

- Prime+Probe

- Victim access a transmitter address
- Attacker has 1 cache miss during Probe
- Long access latency

- Victim does not access the transmitter address
- Attacker has all cache hits during Probe
- Short access latency



- *Microarch side channels among threads running on same SMT core?*  
L1/L2/L3 caches




# Cache-based Side Channels

- Prime+Probe

- Victim access a transmitter address
- Attacker has 1 cache miss during Probe
- Long access latency

- Victim does not access the transmitter address
- Attacker has all cache hits during Probe
- Short access latency




- *Microarch side channels among threads running on same SMT core?*
  - L1/L2/L3 caches
  - Branch & other predictors



# Cache-based Side Channels


- Prime+Probe

- Victim access a transmitter address
- Attacker has 1 cache miss during Probe
- Long access latency
  
- Victim does not access the transmitter address
- Attacker has all cache hits during Probe
- Short access latency



- *Microarch side channels among threads running on same SMT core?*

L1/L2/L3 caches  
Branch & other predictors  
ROB/Issue/FU contention



# Microarchitecture Side Channels

---

# Microarchitecture Side Channels

---

## Attack Platforms



# Microarchitecture Side Channels

## Attack Platforms



## Target Applications





# Exploiting Speculative Execution in Side-Channel Attacks

---

- OoO cores run instructions speculatively and out of order
- Problem: Speculative instructions can change microarchitectural state → can leak data via side channel

# Exploiting Speculative Execution in Side-Channel Attacks

---

- OoO cores run instructions speculatively and out of order
- Problem: Speculative instructions can change microarchitectural state → can leak data via side channel
- Example: In x86, process page table can have kernel pages, but kernel pages only accessible in kernel mode



- Avoids switching page tables on context switches

# Exploiting Speculative Execution in Side-Channel Attacks

---

- OoO cores run instructions speculatively and out of order
- Problem: Speculative instructions can change microarchitectural state → can leak data via side channel
- Example: In x86, process page table can have kernel pages, but kernel pages only accessible in kernel mode



- Avoids switching page tables on context switches
- *What does the following code do when run in user mode?*

```
val = *kernel_address;
```

# Exploiting Speculative Execution in Side-Channel Attacks

---

- OoO cores run instructions speculatively and out of order
- Problem: Speculative instructions can change microarchitectural state → can leak data via side channel
- Example: In x86, process page table can have kernel pages, but kernel pages only accessible in kernel mode



- Avoids switching page tables on context switches
- *What does the following code do when run in user mode?*

```
val = *kernel_address;
```

Causes a protection fault

# Exploiting Speculative Execution in Side-Channel Attacks

---

- OoO cores run instructions speculatively and out of order
- Problem: Speculative instructions can change microarchitectural state → can leak data via side channel
- Example: In x86, process page table can have kernel pages, but kernel pages only accessible in kernel mode



- Avoids switching page tables on context switches
- *What does the following code do when run in user mode?*

```
val = *kernel_address;
```

Causes a protection fault

In Intel processors, protection fault is handled late  
→ Kernel data speculatively loaded into val register!

# Meltdown

[Lipp et al. 2018]

---

1. Setup: Attacker allocates 256-line `probe_array`, flushes all its cache lines

# Meltdown

[Lipp et al. 2018]

---

1. Setup: Attacker allocates 256-line `probe_array`, flushes all its cache lines
2. Transmit: Attacker executes

```
Ld1: uint8_t byte = *kernel_address;  
Ld2: uint8_t dummy = probe_array[byte*64];
```


# Meltdown

[Lipp et al. 2018]

---

1. Setup: Attacker allocates 256-line `probe_array`, flushes all its cache lines
2. Transmit: Attacker executes

```
Ld1: uint8_t byte = *kernel_address;  
Ld2: unit8_t dummy = probe_array[byte*64];
```






# Meltdown

[Lipp et al. 2018]

---

1. Setup: Attacker allocates 256-line `probe_array`, flushes all its cache lines
2. Transmit: Attacker executes

```
Ld1: uint8_t byte = *kernel_address;  
Ld2: unit8_t dummy = probe_array[byte*64];
```




# Meltdown

[Lipp et al. 2018]

---

1. Setup: Attacker allocates 256-line `probe_array`, flushes all its cache lines
2. Transmit: Attacker executes

```
Ld1: uint8_t byte = *kernel_address;  
Ld2: unit8_t dummy = probe_array[byte*64];
```



# Meltdown

[Lipp et al. 2018]


---

1. Setup: Attacker allocates 256-line `probe_array`, flushes all its cache lines

2. Transmit: Attacker executes

ROB head →

```
Ld1: uint8_t byte = *kernel_address;  
Ld2: unit8_t dummy = probe_array[byte*64];
```



3. Receive: After handling protection fault, attacker times accesses to all cache lines of `probe_array`, finds which one hits → recovers `byte`

# Meltdown


[Lipp et al. 2018]

1. Setup: Attacker allocates 256-line `probe_array`, flushes all its cache lines

2. Transmit: Attacker executes

ROB head →

```
Ld1: uint8_t byte = *kernel_address;  
Ld2: unit8_t dummy = probe_array[byte*64];
```



↳ Ld2 is **transmitter**

3. Receive: After handling protection fault, attacker times accesses to all cache lines of `probe_array`, finds which one hits → recovers `byte`

# Meltdown


[Lipp et al. 2018]

1. Setup: Attacker allocates 256-line `probe_array`, flushes all its cache lines

2. Transmit: Attacker executes

ROB head →

```
Ld1: uint8_t byte = *kernel_address;
Ld2: unit8_t dummy = probe_array[byte*64];
```



↳ Ld2 is **transmitter**


3. Receive: After handling protection fault, attacker times accesses to all cache lines of `probe_array`, finds which one hits → recovers `byte`

- Result: Attacker can read arbitrary kernel data!
  - For higher performance, use transactional memory
  - Mitigation: Do not map kernel data in user page tables;  
Register poisoning

# General Attack Schema

[Belay, Devadas, Emer]


---



# General Attack Schema

[Belay, Devadas, Emer]

---



- Types of transmitter:

1. Pre-existing (the victim itself leaks secret, e.g., RSA/AES keys)
2. Programmed by attacker (e.g., Meltdown)
3. Synthesized from existing victim code by attacker (e.g., Spectre)

# Spectre variant 1 — Exploiting Conditional Branches [Kocher et al. 2018]

---

- Consider the following kernel code, e.g., in a system call

```
Br:  if (x < size_array1) {  
Ld1:      secret = array1[x]*4096  
Ld2:      y = array2[secret]  
      }
```



# Spectre variant 1 — Exploiting Conditional Branches [Kocher et al. 2018]

---

- Consider the following kernel code, e.g., in a system call

```
Br:  if (x < size_array1) {  
Ld1:      secret = array1[x]*4096  
Ld2:      y = array2[secret]  
      }
```

Attacker to read arbitrary memory:

1. Setup: Train branch predictor

# Spectre variant 1 — Exploiting Conditional Branches [Kocher et al. 2018]

---

- Consider the following kernel code, e.g., in a system call

```
Br:  if (x < size_array1) {  
Ld1:      secret = array1[x]*4096  
Ld2:      y = array2[secret]  
      }
```


Attacker to read arbitrary memory:

1. Setup: Train branch predictor
2. Transmit: Trigger branch misprediction; `&array1[x]` maps to some desired kernel address

# Spectre variant 1 — Exploiting Conditional Branches [Kocher et al. 2018]

- Consider the following kernel code, e.g., in a system call

```
Br:  if (x < size_array1) {  
Ld1:      secret = array1[x]*4096  
Ld2:      y = array2[secret]  
      }
```




Attacker to read arbitrary memory:

1. Setup: Train branch predictor
2. Transmit: Trigger branch misprediction; `&array1[x]` maps to some desired kernel address

# Spectre variant 1 — Exploiting Conditional Branches [Kocher et al. 2018]

- Consider the following kernel code, e.g., in a system call

```
Br:  if (x < size_array1) {  
Ld1:      secret = array1[x]*4096  
Ld2:      y = array2[secret]  
      }
```




Attacker to read arbitrary memory:

1. Setup: Train branch predictor
2. Transmit: Trigger branch misprediction; `&array1[x]` maps to some desired kernel address

# Spectre variant 1 — Exploiting Conditional Branches [Kocher et al. 2018]

- Consider the following kernel code, e.g., in a system call

```
Br:  if (x < size_array1) {  
Ld1:      secret = array1[x]*4096  
Ld2:      y = array2[secret]  
      }
```



Attacker to read arbitrary memory:

1. Setup: Train branch predictor
2. Transmit: Trigger branch misprediction; `&array1[x]` maps to some desired kernel address
3. Receive: Attacker probes cache to infer which line of `array2` was fetched

# Spectre variant 2—Branch Target Injection [Kocher et al. 2018]

---

- Assume the BTB stores partial tags but full target PCs. How can this be exploited?

```
Br: if (...) {  
...     }  
...  
Ld1: secret = array1[x]*4096  
Ld2: y = array2[secret]
```

# Spectre variant 2—Branch Target Injection [Kocher et al. 2018]

---

- Assume the BTB stores partial tags but full target PCs. How can this be exploited?

```
Br: if (...) {  
...   }  
...  
Ld1: secret = array1[x]*4096  
Ld2: y = array2[secret]
```

1. Setup: Attacker chooses **any** jump in kernel code, mistrains BTB so that it predicts a target PC under the control of the attacker that leaks information
2. Transmit & receive: Like in Spectre v1

# Spectre variant 2—Branch Target Injection [Kocher et al. 2018]

---

- Assume the BTB stores partial tags but full target PCs. How can this be exploited?

```
Br: if (...) {  
...   }  
...  
Ld1: secret = array1[x]*4096  
Ld2: y = array2[secret]
```

1. Setup: Attacker chooses **any** jump in kernel code, mistrains BTB so that it predicts a target PC under the control of the attacker that leaks information
  2. Transmit & receive: Like in Spectre v1
- Most BTBs store partial tags **and targets...**
    - Hard to get BTB to jump from a kernel address to a far-away user address



# Spectre variant 2—Branch Target Injection [Kocher et al. 2018]

---

- Assume the BTB stores partial tags but full target PCs. How can this be exploited?

```
Br: if (...) {  
    ...  
    }  
...  
Ld1: secret = array1[x]*4096  
Ld2: y = array2[secret]
```

1. Setup: Attacker chooses **any** jump in kernel code, mistrains BTB so that it predicts a target PC under the control of the attacker that leaks information
  2. Transmit & receive: Like in Spectre v1
- Most BTBs store partial tags **and targets...**
    - Hard to get BTB to jump from a kernel address to a far-away user address
  - But most cores add an indirect branch predictor that stores full targets (e.g., to predict virtual function calls)
    - Spectre v2 exploits this predictor instead

# Spectre variants and mitigations

---

- Spectre relies on speculative execution, not late exception handling → Much harder to fix than Meltdown

# Spectre variants and mitigations

---

- Spectre relies on speculative execution, not late exception handling → Much harder to fix than Meltdown
- Several other Spectre variants reported
  - Leveraging the speculative store buffer, return address stack, leaking privileged registers, etc.

# Spectre variants and mitigations

---

- Spectre relies on speculative execution, not late exception handling → Much harder to fix than Meltdown
- Several other Spectre variants reported
  - Leveraging the speculative store buffer, return address stack, leaking privileged registers, etc.
- Can attack any type of VM, including OSs, VMMs, JavaScript engines in browsers, and the OS network stack (NetSpectre)

# Spectre variants and mitigations

---


- Spectre relies on speculative execution, not late exception handling → Much harder to fix than Meltdown
- Several other Spectre variants reported
  - Leveraging the speculative store buffer, return address stack, leaking privileged registers, etc.
- Can attack any type of VM, including OSs, VMMs, JavaScript engines in browsers, and the OS network stack (NetSpectre)
- Short-term mitigations:
  - Microcode updates (disable sharing of speculative state when possible)
  - OS and compiler patches to selectively avoid speculation

# Spectre variants and mitigations


---

- Spectre relies on speculative execution, not late exception handling → Much harder to fix than Meltdown
- Several other Spectre variants reported
  - Leveraging the speculative store buffer, return address stack, leaking privileged registers, etc.
- Can attack any type of VM, including OSs, VMMs, JavaScript engines in browsers, and the OS network stack (NetSpectre)
- Short-term mitigations:
  - Microcode updates (disable sharing of speculative state when possible)
  - OS and compiler patches to selectively avoid speculation
- Long-term mitigations:
  - Disabling speculation?
  - Closing side channels?

# The Age of Pervasive Hardware Security Attacks



# The Age of Pervasive Hardware Security Attacks



New Special Topic course in Fall 2020  
**6.888 Secure Hardware Design**



*Thank you!*