

6.823 Pin Optimizations

Adapted from: Prior 6.823 offerings, and Intel's Tutorial at CGO 2010

From the last tutorial... What is Instrumentation?



- Instrumentation is a technique that inserts extra code into a program to collect runtime information
- PIN does dynamic binary instrumentation

Runtime No need to re-compile or re-link

Instrumentation: Instruction Count

Let's increment counter by one before every instruction! Instrumentation routine

Analysis routine

counter++; sub \$0xff, %edx counter++; cmp %esi, %edx counter++; jle <L1> counter++; mov \$0x1, %edi counter++; add \$0x10, %eax



Instrumentation vs. Analysis

- Instrumentation routines define where instrumentation is inserted
 - —
 —
 Occurs immediately before an instruction is executed for the first time.
- Analysis routines define what to do when instrumentation is activated


– Crown of the second secon




How to Write Efficient Pintools

Reducing Instrumentation Overhead









- Instrumentation with Pin can be done at 3 different granularities:
 - Instruction
 - Basic block
 - A sequence of instructions terminated at a (conditional or unconditional) control-flow changing instruction
 - Single entrance, single exit
 - Trace
 - A sequence of basic blocks terminated at an unconditional control-flow changing instruction
 - Single entrance, multiple exits



- Instrumentation with Pin can be done at 3 different granularities:
 - Instruction
 - Basic block
 - A sequence of instruct unconditional) control
 - Single entrance, single
 - Trace
 - A sequence of basic bl changing instruction
 - Single entrance, multiple exits

sub cmp jle	\$0xff, %edx %esi, %edx <l1></l1>	
mov add jmp	\$0x1, %edi \$0x10, %eax <l2></l2>	




- Instrumentation with Pin can be done at 3 different granularities:
 6 insts
 - Instruction
 - Basic block
 - A sequence of instruct unconditional) control
 - Single entrance, single
 - Trace
 - A sequence of basic bl changing instruction
 - Single entrance, multiple exits

sub cmp jle	\$0xff, %edx %esi, %edx <l1></l1>	
mov add jmp	\$0x1, %edi \$0x10, %eax <l2></l2>	




- Instrumentation with Pin can be done at 3 different granularities:
 6 insts, 2 basic blocks
 - Instruction
 - Basic block
 - A sequence of instruct unconditional) control
 - Single entrance, single
 - Trace
 - A sequence of basic bl changing instruction
 - Single entrance, multiple exits





- Instrumentation with Pin can be done at 3 different granularities:
 6 insts, 2 basic blocks, 1 trace
 - Instruction
 - Basic block
 - A sequence of instruct unconditional) control
 - Single entrance, single
 - Trace
 - A sequence of basic bl changing instruction
 - Single entrance, multiple exits





Recap of Pintool: Instruction Count

counter++; sub \$0xff, %edx counter++; cmp %esi, %edx counter++; jle <L1> counter++; mov \$0x1, %edi counter++; add \$0x10, %eax



Recap of Pintool: Instruction Count


counter++; sub \$0xff, %edx

• Straightforward, but the counting can be more efficient

counter++; mov \$0x1, %edi counter++; add \$0x10, %eax



Faster Instruction Count





```
#include <stdio.h>
#include "pin.H"
UINT64 icount = 0;
                                                       analysis routine
void docount(INT32 c) { icount += c; }
void Trace(TRACE trace, void *v) {
   for (BBL bbl = TRACE BblHead(trace);
        BBL Valid(bbl); bbl = BBL Next(bbl)) {
        BBL InsertCall(bbl, IPOINT BEFORE, (AFUNPTR) docount,
                      IARG UINT32, BBL NumIns(bbl), IARG END);
    }
                                                 instrumentation routine
void Fini(INT32 code, void *v) {
   fprintf(stderr, "Count %lld\n", icount);
}
int main(int argc, char * argv[]) {
   PIN Init(argc, argv);
   TRACE AddInstrumentFunction(Trace, 0);
   PIN AddFiniFunction(Fini, 0);
   PIN StartProgram();
   return 0;
}
```




Reducing Frequency of Calling Analysis Routines

- Key:
 - Instrument at the largest granularity whenever possible:
 - Trace > Basic Block > Instruction















Edge Counting: a Slower Version





Inefficiency in Program

- About every 5th instruction executed in a typical application is a branch.
- Edge lookup will be called whenever these instruction are executed
 - significant application slowdown
- Direct vs. Indirect Branches
 - Branch Address in instruction vs. Branch Address in Register
 - Static vs. Dynamic


Edge Counting: a Faster Version

```
void docount(COUNTER* pedge, INT32 taken) {
  pedg->count += taken;
}
void docount2(ADDRINT src, ADDRINT dst, INT32 taken) {
  COUNTER *pedg = Lookup(src, dst);
  pedg->count += taken;
}
void Instruction(INS ins, void *v) {
  if (INS IsDirectBranchOrCall(ins)) {
       COUNTER *pedg = Lookup(INS Address(ins),
                          INS DirectBranchOrCallTargetAddress(ins));
       INS InsertCall (ins, IPOINT BEFORE, (AFUNPTR) docount,
                   (IARG ADDRINT, pedg, IARG BRANCH TAKEN, IARG END);
   } else if (INS IsBranchOrCall(ins))
       INS InsertCall(ins, IPOINT BEFORE, (AFUNPTR) docount2,
                       IARG INST PTR, IARG BRANCH TARGET ADDR,
                       IARG BRANCH TAKEN, IARG END);
```


2/15/2020



Eliminating Control Flow



VS.





Reducing Work Done in Analysis ***** Routines

• Key:

 Shifting computation from Analysis Routines to Instrumentation Routines whenever possible



Some other optimizations...

- Reduce the number of arguments to analysis routine.
 - For example, instead of passing TRUE/FALSE, create 2 analysis functions.
- If an instrumentation can be inserted anywhere in a basic block:
 - Let Pin know via IPOINT_ANYWHERE (used in BBL_InsertCall())
 - Pin will find the best point to insert the instrumentation to minimize register spilling



Takeaways..

- Reduce frequency of calling analysis routines by instrumenting at the largest granularity whenever possible
- Reduce the amount of work done in analysis routines by shifting computation from Analysis Routines to Instrumentation Routines whenever possible



Lab 1 Released

- Design 3 different types of caches
 - Virtually Indexed, Virtually Tagged
 - Physically Indexed, Physically Tagged
 - Virtually Indexed, Physically Tagged
- Memory management covered in next two lectures
- Remember to start early!

- Experiments will take longer than Lab 0

Tips



- Ask questions on Piazza.
- ssh <athenausername>@vlsifarm-0X.mit.edu or
- ssh <athenausername>@eecs-ath-4X.mit.edu
 - eecs-ath-4X machines are much more powerful
- Suggested reading on caches on the course website.