


# Instruction Pipelining and Hazards

*Daniel Sanchez*


Computer Science and Artificial Intelligence Laboratory  
M.I.T.

# Reminder: Harvard-Style Single-Cycle Datapath for MIPS




# Reminder: Princeton Microarchitecture

## Datapath & Control for 2 cycles-per-instruction




# Princeton Microarchitecture (redrawn)



Only one of the phases is active in any cycle  
⇒ a lot of datapath not used at any given time


# Princeton Microarchitecture

## *Overlapped execution*



# Princeton Microarchitecture


## *Overlapped execution*



*Can we overlap instruction fetch and execute?*

# Princeton Microarchitecture

## *Overlapped execution*




*Can we overlap instruction fetch and execute?*

*Yes, unless IR contains a Load or Store*

# Princeton Microarchitecture

## *Overlapped execution*



*Can we overlap instruction fetch and execute?*


*Yes, unless IR contains a Load or Store*

*Which action should be prioritized?*



# Princeton Microarchitecture

## *Overlapped execution*




*Can we overlap instruction fetch and execute?*

*Yes, unless IR contains a Load or Store*

*Which action should be prioritized? Execute*

# Princeton Microarchitecture

## *Overlapped execution*



*Can we overlap instruction fetch and execute?*


*Yes, unless IR contains a Load or Store*

*Which action should be prioritized? Execute*

*What do we do with Fetch?*

# Princeton Microarchitecture

## *Overlapped execution*



*Can we overlap instruction fetch and execute?*


*Yes, unless IR contains a Load or Store*

*Which action should be prioritized? Execute*

*What do we do with Fetch? Stall it*

# Princeton Microarchitecture

## *Overlapped execution*



*Can we overlap instruction fetch and execute?*


*Yes, unless IR contains a Load or Store*

*Which action should be prioritized? Execute*

*What do we do with Fetch? Stall it How?*


# Stalling the instruction fetch

## Princeton Microarchitecture



# Stalling the instruction fetch


## Princeton Microarchitecture



When stall condition is indicated

# Stalling the instruction fetch

## Princeton Microarchitecture




When stall condition is indicated

- *don't fetch a new instruction and don't change the PC*

# Stalling the instruction fetch

## Princeton Microarchitecture




When stall condition is indicated

- *don't fetch a new instruction and don't change the PC*



# Stalling the instruction fetch

## Princeton Microarchitecture




When stall condition is indicated

- *don't fetch a new instruction and don't change the PC*
- *insert a nop in the IR*

# Stalling the instruction fetch

## Princeton Microarchitecture




When stall condition is indicated

- *don't fetch a new instruction and don't change the PC*
- *insert a nop in the IR*
- *set the Memory Address mux to ALU (not shown)*

# Stalling the instruction fetch

## Princeton Microarchitecture




When stall condition is indicated

- *don't fetch a new instruction and don't change the PC*
- *insert a nop in the IR*
- *set the Memory Address mux to ALU (not shown)*

*What if IR contains a jump or branch instruction?*


# Need to stall on branches

## Princeton Microarchitecture



# Need to stall on branches

## Princeton Microarchitecture




When IR contains a jump or taken branch

- *no "structural conflict" for the memory*

# Need to stall on branches

## Princeton Microarchitecture




When IR contains a jump or taken branch

- *no "structural conflict" for the memory*
- *but we do not have the correct PC value in the PC*

# Need to stall on branches

## Princeton Microarchitecture




When IR contains a jump or taken branch

- *no "structural conflict" for the memory*
- *but we do not have the correct PC value in the PC*
- *memory cannot be used – Address Mux setting is irrelevant*

# Need to stall on branches

## Princeton Microarchitecture




When IR contains a jump or taken branch

- *no "structural conflict" for the memory*
- *but we do not have the correct PC value in the PC*
- *memory cannot be used – Address Mux setting is irrelevant*
- *insert a nop in the IR*



# Need to stall on branches

## Princeton Microarchitecture




When IR contains a jump or taken branch

- *no "structural conflict" for the memory*
- *but we do not have the correct PC value in the PC*
- *memory cannot be used – Address Mux setting is irrelevant*
- *insert a nop in the IR*
- *insert the nextPC (branch-target) address in the PC*

# Need to stall on branches


## Princeton Microarchitecture



When IR contains a jump or taken branch

- *no "structural conflict" for the memory*
- *but we do not have the correct PC value in the PC*
- *memory cannot be used – Address Mux setting is irrelevant*
- *insert a nop in the IR*
- *insert the nextPC (branch-target) address in the PC*

# Pipelined Princeton Microarchitecture



# Pipelined Princeton: Control Table

Opcode	Stall	Ext Sel	B Src	Op Sel	Mem W	Reg W	WB Src	Reg Dst	PC Src1	PC Src2	IR Src	MAddr Src
ALU												
ALUi												
ALUiu												
LW												
SW												
BEQZ <sub>z=1</sub>												
BEQZ <sub>z=0</sub>												
J												
JAL												
JR												
JALR												
NOP												

BSrc = Reg / Imm ; WBSrc = ALU / Mem / PC; IRSrc = nop/mem; MAddrSrc = pc/ALU  
 RegDst = rt / rd / R31; PCSrc1 = pc+4 / br / rind / jabs; PCSrc2 = pc/nPC

# Pipelined Princeton: Control Table

Opcode	Stall	Ext Sel	B Src	Op Sel	Mem W	Reg W	WB Src	Reg Dst	PC Src1	PC Src2	IR Src	MAddr Src
ALU		*	Reg	Func	no	yes	ALU	rd	pc+4			
ALUi		sE <sub>16</sub>	Imm	Op	no	yes	ALU	rt	pc+4			
ALUiu		uE <sub>16</sub>	Imm	Op	no	yes	ALU	rt	pc+4			
LW		sE <sub>16</sub>	Imm	+	no	yes	Mem	rt	pc+4			
SW		sE <sub>16</sub>	Imm	+	yes	no	*	*	pc+4			
BEQZ <sub>z=1</sub>		sE <sub>16</sub>	*	0?	no	no	*	*	br			
BEQZ <sub>z=0</sub>		sE <sub>16</sub>	*	0?	no	no	*	*	pc+4			
J		*	*	*	no	no	*	*	jabs			
JAL		*	*	*	no	yes	PC	R31	jabs			
JR		*	*	*	no	no	*	*	rind			
JALR		*	*	*	no	yes	PC	R31	rind			
NOP												

BSrc = Reg / Imm ; WBSrc = ALU / Mem / PC; IRSrc = nop/mem; MAddrSrc = pc/ALU  
 RegDst = rt / rd / R31; PCSrc1 = pc+4 / br / rind / jabs; PCSrc2 = pc/nPC

# Pipelined Princeton: Control Table

Opcode	Stall	Ext Sel	B Src	Op Sel	Mem W	Reg W	WB Src	Reg Dst	PC Src1	PC Src2	IR Src	MAddr Src
ALU	no	*	Reg	Func	no	yes	ALU	rd	pc+4			
ALUi	no	sE <sub>16</sub>	Imm	Op	no	yes	ALU	rt	pc+4			
ALUiu	no	uE <sub>16</sub>	Imm	Op	no	yes	ALU	rt	pc+4			
LW		sE <sub>16</sub>	Imm	+	no	yes	Mem	rt	pc+4			
SW		sE <sub>16</sub>	Imm	+	yes	no	*	*	pc+4			
BEQZ <sub>z=1</sub>		sE <sub>16</sub>	*	0?	no	no	*	*	br			
BEQZ <sub>z=0</sub>		sE <sub>16</sub>	*	0?	no	no	*	*	pc+4			
J		*	*	*	no	no	*	*	jabs			
JAL		*	*	*	no	yes	PC	R31	jabs			
JR		*	*	*	no	no	*	*	rind			
JALR		*	*	*	no	yes	PC	R31	rind			
NOP												

BSrc = Reg / Imm ; WBSrc = ALU / Mem / PC; IRSrc = nop/mem; MAddrSrc = pc/ALU  
 RegDst = rt / rd / R31; PCSrc1 = pc+4 / br / rind / jabs; PCSrc2 = pc/nPC

# Pipelined Princeton: Control Table

Opcode	Stall	Ext Sel	B Src	Op Sel	Mem W	Reg W	WB Src	Reg Dst	PC Src1	PC Src2	IR Src	MAddr Src
ALU	no	*	Reg	Func	no	yes	ALU	rd	pc+4	npc		
ALUi	no	sE <sub>16</sub>	Imm	Op	no	yes	ALU	rt	pc+4	npc		
ALUiu	no	uE <sub>16</sub>	Imm	Op	no	yes	ALU	rt	pc+4	npc		
LW		sE <sub>16</sub>	Imm	+	no	yes	Mem	rt	pc+4			
SW		sE <sub>16</sub>	Imm	+	yes	no	*	*	pc+4			
BEQZ <sub>z=1</sub>		sE <sub>16</sub>	*	0?	no	no	*	*	br			
BEQZ <sub>z=0</sub>		sE <sub>16</sub>	*	0?	no	no	*	*	pc+4			
J		*	*	*	no	no	*	*	jabs			
JAL		*	*	*	no	yes	PC	R31	jabs			
JR		*	*	*	no	no	*	*	rind			
JALR		*	*	*	no	yes	PC	R31	rind			
NOP												

BSrc = Reg / Imm ; WBSrc = ALU / Mem / PC; IRSrc = nop/mem; MAddrSrc = pc/ALU  
 RegDst = rt / rd / R31; PCSrc1 = pc+4 / br / rind / jabs; PCSrc2 = pc/nPC

# Pipelined Princeton: Control Table

Opcode	Stall	Ext Sel	B Src	Op Sel	Mem W	Reg W	WB Src	Reg Dst	PC Src1	PC Src2	IR Src	MAddr Src
ALU	no	*	Reg	Func	no	yes	ALU	rd	pc+4	npc	mem	
ALUi	no	sE <sub>16</sub>	Imm	Op	no	yes	ALU	rt	pc+4	npc	mem	
ALUiu	no	uE <sub>16</sub>	Imm	Op	no	yes	ALU	rt	pc+4	npc	mem	
LW		sE <sub>16</sub>	Imm	+	no	yes	Mem	rt	pc+4			
SW		sE <sub>16</sub>	Imm	+	yes	no	*	*	pc+4			
BEQZ <sub>z=1</sub>		sE <sub>16</sub>	*	0?	no	no	*	*	br			
BEQZ <sub>z=0</sub>		sE <sub>16</sub>	*	0?	no	no	*	*	pc+4			
J		*	*	*	no	no	*	*	jabs			
JAL		*	*	*	no	yes	PC	R31	jabs			
JR		*	*	*	no	no	*	*	rind			
JALR		*	*	*	no	yes	PC	R31	rind			
NOP												

BSrc = Reg / Imm ; WBSrc = ALU / Mem / PC; IRSrc = nop/mem; MAddrSrc = pc/ALU  
 RegDst = rt / rd / R31; PCSrc1 = pc+4 / br / rind / jabs; PCSrc2 = pc/nPC



# Pipelined Princeton: Control Table

Opcode	Stall	Ext Sel	B Src	Op Sel	Mem W	Reg W	WB Src	Reg Dst	PC Src1	PC Src2	IR Src	MAddr Src
ALU	no	*	Reg	Func	no	yes	ALU	rd	pc+4	npc	mem	pc
ALUi	no	sE <sub>16</sub>	Imm	Op	no	yes	ALU	rt	pc+4	npc	mem	pc
ALUiu	no	uE <sub>16</sub>	Imm	Op	no	yes	ALU	rt	pc+4	npc	mem	pc
LW		sE <sub>16</sub>	Imm	+	no	yes	Mem	rt	pc+4			
SW		sE <sub>16</sub>	Imm	+	yes	no	*	*	pc+4			
BEQZ <sub>z=1</sub>		sE <sub>16</sub>	*	0?	no	no	*	*	br			
BEQZ <sub>z=0</sub>		sE <sub>16</sub>	*	0?	no	no	*	*	pc+4			
J		*	*	*	no	no	*	*	jabs			
JAL		*	*	*	no	yes	PC	R31	jabs			
JR		*	*	*	no	no	*	*	rind			
JALR		*	*	*	no	yes	PC	R31	rind			
NOP												

BSrc = Reg / Imm ; WBSrc = ALU / Mem / PC; IRSrc = nop/mem; MAddrSrc = pc/ALU  
 RegDst = rt / rd / R31; PCSrc1 = pc+4 / br / rind / jabs; PCSrc2 = pc/nPC

# Pipelined Princeton: Control Table

Opcode	Stall	Ext Sel	B Src	Op Sel	Mem W	Reg W	WB Src	Reg Dst	PC Src1	PC Src2	IR Src	MAddr Src
ALU	no	*	Reg	Func	no	yes	ALU	rd	pc+4	npc	mem	pc
ALUi	no	sE <sub>16</sub>	Imm	Op	no	yes	ALU	rt	pc+4	npc	mem	pc
ALUiu	no	uE <sub>16</sub>	Imm	Op	no	yes	ALU	rt	pc+4	npc	mem	pc
LW	yes	sE <sub>16</sub>	Imm	+	no	yes	Mem	rt	pc+4			
SW	yes	sE <sub>16</sub>	Imm	+	yes	no	*	*	pc+4			
BEQZ <sub>z=1</sub>		sE <sub>16</sub>	*	0?	no	no	*	*	br			
BEQZ <sub>z=0</sub>		sE <sub>16</sub>	*	0?	no	no	*	*	pc+4			
J		*	*	*	no	no	*	*	jabs			
JAL		*	*	*	no	yes	PC	R31	jabs			
JR		*	*	*	no	no	*	*	rind			
JALR		*	*	*	no	yes	PC	R31	rind			
NOP												

BSrc = Reg / Imm ; WBSrc = ALU / Mem / PC; IRSrc = nop/mem; MAddrSrc = pc/ALU  
 RegDst = rt / rd / R31; PCSrc1 = pc+4 / br / rind / jabs; PCSrc2 = pc/nPC

# Pipelined Princeton: Control Table

Opcode	Stall	Ext Sel	B Src	Op Sel	Mem W	Reg W	WB Src	Reg Dst	PC Src1	PC Src2	IR Src	MAddr Src
ALU	no	*	Reg	Func	no	yes	ALU	rd	pc+4	npc	mem	pc
ALUi	no	sE <sub>16</sub>	Imm	Op	no	yes	ALU	rt	pc+4	npc	mem	pc
ALUiu	no	uE <sub>16</sub>	Imm	Op	no	yes	ALU	rt	pc+4	npc	mem	pc
LW	yes	sE <sub>16</sub>	Imm	+	no	yes	Mem	rt	pc+4	pc		
SW	yes	sE <sub>16</sub>	Imm	+	yes	no	*	*	pc+4	pc		
BEQZ <sub>z=1</sub>		sE <sub>16</sub>	*	0?	no	no	*	*	br			
BEQZ <sub>z=0</sub>		sE <sub>16</sub>	*	0?	no	no	*	*	pc+4			
J		*	*	*	no	no	*	*	jabs			
JAL		*	*	*	no	yes	PC	R31	jabs			
JR		*	*	*	no	no	*	*	rind			
JALR		*	*	*	no	yes	PC	R31	rind			
NOP												

BSrc = Reg / Imm ; WBSrc = ALU / Mem / PC; IRSrc = nop/mem; MAddrSrc = pc/ALU  
 RegDst = rt / rd / R31; PCSrc1 = pc+4 / br / rind / jabs; PCSrc2 = pc/nPC

# Pipelined Princeton: Control Table

Opcode	Stall	Ext Sel	B Src	Op Sel	Mem W	Reg W	WB Src	Reg Dst	PC Src1	PC Src2	IR Src	MAddr Src
ALU	no	*	Reg	Func	no	yes	ALU	rd	pc+4	npc	mem	pc
ALUi	no	sE <sub>16</sub>	Imm	Op	no	yes	ALU	rt	pc+4	npc	mem	pc
ALUiu	no	uE <sub>16</sub>	Imm	Op	no	yes	ALU	rt	pc+4	npc	mem	pc
LW	yes	sE <sub>16</sub>	Imm	+	no	yes	Mem	rt	pc+4	pc	nop	
SW	yes	sE <sub>16</sub>	Imm	+	yes	no	*	*	pc+4	pc	nop	
BEQZ <sub>z=1</sub>		sE <sub>16</sub>	*	0?	no	no	*	*	br			
BEQZ <sub>z=0</sub>		sE <sub>16</sub>	*	0?	no	no	*	*	pc+4			
J		*	*	*	no	no	*	*	jabs			
JAL		*	*	*	no	yes	PC	R31	jabs			
JR		*	*	*	no	no	*	*	rind			
JALR		*	*	*	no	yes	PC	R31	rind			
NOP												

BSrc = Reg / Imm ; WBSrc = ALU / Mem / PC; IRSrc = nop/mem; MAddSrc = pc/ALU  
 RegDst = rt / rd / R31; PCSrc1 = pc+4 / br / rind / jabs; PCSrc2 = pc/nPC

# Pipelined Princeton: Control Table

Opcode	Stall	Ext Sel	B Src	Op Sel	Mem W	Reg W	WB Src	Reg Dst	PC Src1	PC Src2	IR Src	MAddr Src
ALU	no	*	Reg	Func	no	yes	ALU	rd	pc+4	npc	mem	pc
ALUi	no	sE <sub>16</sub>	Imm	Op	no	yes	ALU	rt	pc+4	npc	mem	pc
ALUiu	no	uE <sub>16</sub>	Imm	Op	no	yes	ALU	rt	pc+4	npc	mem	pc
LW	yes	sE <sub>16</sub>	Imm	+	no	yes	Mem	rt	pc+4	pc	nop	
SW	yes	sE <sub>16</sub>	Imm	+	yes	no nop	*	*	pc+4	pc	nop	
BEQZ <sub>z=1</sub>		sE <sub>16</sub>	*	0?	no	no nop	*	*	br			
BEQZ <sub>z=0</sub>		sE <sub>16</sub>	*	0?	no	no	*	*	pc+4			
J		*	*	*	no	no	*	*	jabs			
JAL		*	*	*	no	yes	PC	R31	jabs			
JR		*	*	*	no	no	*	*	rind			
JALR		*	*	*	no	yes	PC	R31	rind			
NOP												

BSrc = Reg / Imm ; WBSrc = ALU / Mem / PC; IRSrc = nop/mem; MAddrSrc = pc/ALU  
 RegDst = rt / rd / R31; PCSrc1 = pc+4 / br / rind / jabs; PCSrc2 = pc/nPC

# Pipelined Princeton: Control Table

Opcode	Stall	Ext Sel	B Src	Op Sel	Mem W	Reg W	WB Src	Reg Dst	PC Src1	PC Src2	IR Src	MAddr Src
ALU	no	*	Reg	Func	no	yes	ALU	rd	pc+4	npc	mem	pc
ALUi	no	sE <sub>16</sub>	Imm	Op	no	yes	ALU	rt	pc+4	npc	mem	pc
ALUiu	no	uE <sub>16</sub>	Imm	Op	no	yes	ALU	rt	pc+4	npc	mem	pc
LW	yes	sE <sub>16</sub>	Imm	+	no	yes	Mem	rt	pc+4	pc		ALU
SW	yes	sE <sub>16</sub>	Imm	+	yes	no nop	*	*	pc+4	pc		ALU
BEQZ <sub>z=1</sub>		sE <sub>16</sub>	*	0?	no	no nop	*	*	br			
BEQZ <sub>z=0</sub>		sE <sub>16</sub>	*	0?	no	no	*	*	pc+4			
J		*	*	*	no	no	*	*	jabs			
JAL		*	*	*	no	yes	PC	R31	jabs			
JR		*	*	*	no	no	*	*	rind			
JALR		*	*	*	no	yes	PC	R31	rind			
NOP												

BSrc = Reg / Imm ; WBSrc = ALU / Mem / PC; IRSrc = nop/mem; MAddrSrc = pc/ALU  
 RegDst = rt / rd / R31; PCSrc1 = pc+4 / br / rind / jabs; PCSrc2 = pc/nPC

# Pipelined Princeton: Control Table

Opcode	Stall	Ext Sel	B Src	Op Sel	Mem W	Reg W	WB Src	Reg Dst	PC Src1	PC Src2	IR Src	MAddr Src
ALU	no	*	Reg	Func	no	yes	ALU	rd	pc+4	npc	mem	pc
ALUi	no	sE <sub>16</sub>	Imm	Op	no	yes	ALU	rt	pc+4	npc	mem	pc
ALUiu	no	uE <sub>16</sub>	Imm	Op	no	yes	ALU	rt	pc+4	npc	mem	pc
LW	yes	sE <sub>16</sub>	Imm	+	no	yes	Mem	rt	pc+4	pc	nop	ALU
SW	yes	sE <sub>16</sub>	Imm	+	yes	no nop	*	*	pc+4	pc	nop	ALU
BEQZ <sub>z=1</sub>		sE <sub>16</sub>	*	0?	no	no nop	*	*	br			
BEQZ <sub>z=0</sub>		sE <sub>16</sub>	*	0?	no	no	*	*	pc+4			
J		*	*	*	no	no	*	*	jabs			
JAL		*	*	*	no	yes	PC	R31	jabs			
JR		*	*	*	no	no	*	*	rind			
JALR		*	*	*	no	yes	PC	R31	rind			
NOP	no	*	*	*	no	no	*	*	pc+4			

BSrc = Reg / Imm ; WBSrc = ALU / Mem / PC; IRSrc = nop/mem; MAddrSrc = pc/ALU  
 RegDst = rt / rd / R31; PCSrc1 = pc+4 / br / rind / jabs; PCSrc2 = pc/nPC

# Pipelined Princeton: Control Table

Opcode	Stall	Ext Sel	B Src	Op Sel	Mem W	Reg W	WB Src	Reg Dst	PC Src1	PC Src2	IR Src	MAddr Src
ALU	no	*	Reg	Func	no	yes	ALU	rd	pc+4	npc	mem	pc
ALUi	no	sE <sub>16</sub>	Imm	Op	no	yes	ALU	rt	pc+4	npc	mem	pc
ALUiu	no	uE <sub>16</sub>	Imm	Op	no	yes	ALU	rt	pc+4	npc	mem	pc
LW	yes	sE <sub>16</sub>	Imm	+	no	yes	Mem	rt	pc+4	pc		ALU
SW	yes	sE <sub>16</sub>	Imm	+	yes	no nop	*	*	pc+4	pc		ALU
BEQZ <sub>z=1</sub>		sE <sub>16</sub>	*	0?	no	no nop	*	*	br			
BEQZ <sub>z=0</sub>		sE <sub>16</sub>	*	0?	no	no	*	*	pc+4			
J		*	*	*	no	no	*	*	jabs			
JAL		*	*	*	no	yes	PC	R31	jabs			
JR		*	*	*	no	no	*	*	rind			
JALR		*	*	*	no	yes	PC	R31	rind			
NOP	no	*	*	*	no	no	*	*	pc+4	npc		

BSrc = Reg / Imm ; WBSrc = ALU / Mem / PC; IRSrc = nop/mem; MAddSrc = pc/ALU  
 RegDst = rt / rd / R31; PCSrc1 = pc+4 / br / rind / jabs; PCSrc2 = pc/nPC



# Pipelined Princeton: Control Table

Opcode	Stall	Ext Sel	B Src	Op Sel	Mem W	Reg W	WB Src	Reg Dst	PC Src1	PC Src2	IR Src	MAddr Src
ALU	no	*	Reg	Func	no	yes	ALU	rd	pc+4	npc	mem	pc
ALUi	no	sE <sub>16</sub>	Imm	Op	no	yes	ALU	rt	pc+4	npc	mem	pc
ALUiu	no	uE <sub>16</sub>	Imm	Op	no	yes	ALU	rt	pc+4	npc	mem	pc
LW	yes	sE <sub>16</sub>	Imm	+	no	yes	Mem	rt	pc+4	pc	nop	ALU
SW	yes	sE <sub>16</sub>	Imm	+	yes	no nop	*	*	pc+4	pc	nop	ALU
BEQZ <sub>z=1</sub>		sE <sub>16</sub>	*	0?	no	no nop	*	*	br			
BEQZ <sub>z=0</sub>		sE <sub>16</sub>	*	0?	no	no	*	*	pc+4			
J		*	*	*	no	no	*	*	jabs			
JAL		*	*	*	no	yes	PC	R31	jabs			
JR		*	*	*	no	no	*	*	rind			
JALR		*	*	*	no	yes	PC	R31	rind			
NOP	no	*	*	*	no	no	*	*	pc+4	npc	mem	

BSrc = Reg / Imm ; WBSrc = ALU / Mem / PC; IRSrc = nop/mem; MAddrSrc = pc/ALU  
 RegDst = rt / rd / R31; PCSrc1 = pc+4 / br / rind / jabs; PCSrc2 = pc/nPC

# Pipelined Princeton: Control Table

Opcode	Stall	Ext Sel	B Src	Op Sel	Mem W	Reg W	WB Src	Reg Dst	PC Src1	PC Src2	IR Src	MAddr Src
ALU	no	*	Reg	Func	no	yes	ALU	rd	pc+4	npc	mem	pc
ALUi	no	sE <sub>16</sub>	Imm	Op	no	yes	ALU	rt	pc+4	npc	mem	pc
ALUiu	no	uE <sub>16</sub>	Imm	Op	no	yes	ALU	rt	pc+4	npc	mem	pc
LW	yes	sE <sub>16</sub>	Imm	+	no	yes	Mem	rt	pc+4	pc		ALU
SW	yes	sE <sub>16</sub>	Imm	+	yes	no nop	*	*	pc+4	pc		ALU
BEQZ <sub>z=1</sub>		sE <sub>16</sub>	*	0?	no	no nop	*	*	br			
BEQZ <sub>z=0</sub>		sE <sub>16</sub>	*	0?	no	no	*	*	pc+4			
J		*	*	*	no	no	*	*	jabs			
JAL		*	*	*	no	yes	PC	R31	jabs			
JR		*	*	*	no	no	*	*	rind			
JALR		*	*	*	no	yes	PC	R31	rind			
NOP	no	*	*	*	no	no	*	*	pc+4	npc	mem	pc

BSrc = Reg / Imm ; WBSrc = ALU / Mem / PC; IRSrc = nop/mem; MAddrSrc = pc/ALU  
 RegDst = rt / rd / R31; PCSrc1 = pc+4 / br / rind / jabs; PCSrc2 = pc/nPC

# Pipelined Princeton: Control Table

Opcode	Stall	Ext Sel	B Src	Op Sel	Mem W	Reg W	WB Src	Reg Dst	PC Src1	PC Src2	IR Src	MAddr Src
ALU	no	*	Reg	Func	no	yes	ALU	rd	pc+4	npc	mem	pc
ALUi	no	sE <sub>16</sub>	Imm	Op	no	yes	ALU	rt	pc+4	npc	mem	pc
ALUiu	no	uE <sub>16</sub>	Imm	Op	no	yes	ALU	rt	pc+4	npc	mem	pc
LW	yes	sE <sub>16</sub>	Imm	+	no	yes	Mem	rt	pc+4	pc	nop	ALU
SW	yes	sE <sub>16</sub>	Imm	+	yes	no nop	*	*	pc+4	pc	nop	ALU
BEQZ <sub>z=1</sub>	yes	sE <sub>16</sub>	*	0?	no	no nop	*	*	br			
BEQZ <sub>z=0</sub>		sE <sub>16</sub>	*	0?	no	no	*	*	pc+4			
J		*	*	*	no	no	*	*	jabs			
JAL		*	*	*	no	yes	PC	R31	jabs			
JR		*	*	*	no	no	*	*	rind			
JALR		*	*	*	no	yes	PC	R31	rind			
NOP	no	*	*	*	no	no	*	*	pc+4	npc	mem	pc

BSrc = Reg / Imm ; WBSrc = ALU / Mem / PC; IRSrc = nop/mem; MAddrSrc = pc/ALU  
 RegDst = rt / rd / R31; PCSrc1 = pc+4 / br / rind / jabs; PCSrc2 = pc/nPC

# Pipelined Princeton: Control Table

Opcode	Stall	Ext Sel	B Src	Op Sel	Mem W	Reg W	WB Src	Reg Dst	PC Src1	PC Src2	IR Src	MAddr Src
ALU	no	*	Reg	Func	no	yes	ALU	rd	pc+4	npc	mem	pc
ALUi	no	sE <sub>16</sub>	Imm	Op	no	yes	ALU	rt	pc+4	npc	mem	pc
ALUiu	no	uE <sub>16</sub>	Imm	Op	no	yes	ALU	rt	pc+4	npc	mem	pc
LW	yes	sE <sub>16</sub>	Imm	+	no	yes	Mem	rt	pc+4	pc		ALU
SW	yes	sE <sub>16</sub>	Imm	+	yes	no nop	*	*	pc+4	pc		ALU
BEQZ <sub>z=1</sub>	yes	sE <sub>16</sub>	*	0?	no	no nop	*	*	br	npc		
BEQZ <sub>z=0</sub>		sE <sub>16</sub>	*	0?	no	no	*	*	pc+4			
J		*	*	*	no	no	*	*	jabs			
JAL		*	*	*	no	yes	PC	R31	jabs			
JR		*	*	*	no	no	*	*	rind			
JALR		*	*	*	no	yes	PC	R31	rind			
NOP	no	*	*	*	no	no	*	*	pc+4	npc	mem	pc

BSrc = Reg / Imm ; WBSrc = ALU / Mem / PC; IRSrc = nop/mem; MAddrSrc = pc/ALU  
 RegDst = rt / rd / R31; PCSrc1 = pc+4 / br / rind / jabs; PCSrc2 = pc/nPC

# Pipelined Princeton: Control Table

Opcode	Stall	Ext Sel	B Src	Op Sel	Mem W	Reg W	WB Src	Reg Dst	PC Src1	PC Src2	IR Src	MAddr Src
ALU	no	*	Reg	Func	no	yes	ALU	rd	pc+4	npc	mem	pc
ALUi	no	sE <sub>16</sub>	Imm	Op	no	yes	ALU	rt	pc+4	npc	mem	pc
ALUiu	no	uE <sub>16</sub>	Imm	Op	no	yes	ALU	rt	pc+4	npc	mem	pc
LW	yes	sE <sub>16</sub>	Imm	+	no	yes	Mem	rt	pc+4	pc	nop	ALU
SW	yes	sE <sub>16</sub>	Imm	+	yes	no nop	*	*	pc+4	pc	nop	ALU
BEQZ <sub>z=1</sub>	yes	sE <sub>16</sub>	*	0?	no	no nop	*	*	br	npc	nop	
BEQZ <sub>z=0</sub>		sE <sub>16</sub>	*	0?	no	no	*	*	pc+4			
J		*	*	*	no	no	*	*	jabs			
JAL		*	*	*	no	yes	PC	R31	jabs			
JR		*	*	*	no	no	*	*	rind			
JALR		*	*	*	no	yes	PC	R31	rind			
NOP	no	*	*	*	no	no	*	*	pc+4	npc	mem	pc

BSrc = Reg / Imm ; WBSrc = ALU / Mem / PC; IRSrc = nop/mem; MAddrSrc = pc/ALU  
 RegDst = rt / rd / R31; PCSrc1 = pc+4 / br / rind / jabs; PCSrc2 = pc/nPC

# Pipelined Princeton: Control Table

Opcode	Stall	Ext Sel	B Src	Op Sel	Mem W	Reg W	WB Src	Reg Dst	PC Src1	PC Src2	IR Src	MAddr Src
ALU	no	*	Reg	Func	no	yes	ALU	rd	pc+4	npc	mem	pc
ALUi	no	sE <sub>16</sub>	Imm	Op	no	yes	ALU	rt	pc+4	npc	mem	pc
ALUiu	no	uE <sub>16</sub>	Imm	Op	no	yes	ALU	rt	pc+4	npc	mem	pc
LW	yes	sE <sub>16</sub>	Imm	+	no	yes	Mem	rt	pc+4	pc		ALU
SW	yes	sE <sub>16</sub>	Imm	+	yes	no nop	*	*	pc+4	pc		ALU
BEQZ <sub>z=1</sub>	yes	sE <sub>16</sub>	*	0?	no	no nop	*	*	br	npc	nop	*
BEQZ <sub>z=0</sub>		sE <sub>16</sub>	*	0?	no	no	*	*	pc+4			
J		*	*	*	no	no	*	*	jabs			
JAL		*	*	*	no	yes	PC	R31	jabs			
JR		*	*	*	no	no	*	*	rind			
JALR		*	*	*	no	yes	PC	R31	rind			
NOP	no	*	*	*	no	no	*	*	pc+4	npc	mem	pc

BSrc = Reg / Imm ; WBSrc = ALU / Mem / PC; IRSrc = nop/mem; MAddrSrc = pc/ALU  
 RegDst = rt / rd / R31; PCSrc1 = pc+4 / br / rind / jabs; PCSrc2 = pc/nPC

# Pipelined Princeton: Control Table

Opcode	Stall	Ext Sel	B Src	Op Sel	Mem W	Reg W	WB Src	Reg Dst	PC Src1	PC Src2	IR Src	MAddr Src
ALU	no	*	Reg	Func	no	yes	ALU	rd	pc+4	npc	mem	pc
ALUi	no	sE <sub>16</sub>	Imm	Op	no	yes	ALU	rt	pc+4	npc	mem	pc
ALUiu	no	uE <sub>16</sub>	Imm	Op	no	yes	ALU	rt	pc+4	npc	mem	pc
LW	yes	sE <sub>16</sub>	Imm	+	no	yes	Mem	rt	pc+4	pc	nop	ALU
SW	yes	sE <sub>16</sub>	Imm	+	yes	no nop	*	*	pc+4	pc	nop	ALU
BEQZ <sub>z=1</sub>	yes	sE <sub>16</sub>	*	0?	no	no nop	*	*	br	npc	nop	*
BEQZ <sub>z=0</sub>		sE <sub>16</sub>	*	0?	no	no	*	*	pc+4			
J	yes	*	*	*	no	no	*	*	jabs	npc	nop	*
JAL	yes	*	*	*	no	yes	PC	R31	jabs	npc	nop	*
JR	yes	*	*	*	no	no	*	*	rind	npc	nop	*
JALR	yes	*	*	*	no	yes	PC	R31	rind	npc	nop	*
NOP	no	*	*	*	no	no	*	*	pc+4	npc	mem	pc

BSrc = Reg / Imm ; WBSrc = ALU / Mem / PC; IRSrc = nop/mem; MAddrSrc = pc/ALU  
 RegDst = rt / rd / R31; PCSrc1 = pc+4 / br / rind / jabs; PCSrc2 = pc/nPC

# Pipelined Princeton: Control Table

Opcode	Stall	Ext Sel	B Src	Op Sel	Mem W	Reg W	WB Src	Reg Dst	PC Src1	PC Src2	IR Src	MAddr Src
ALU	no	*	Reg	Func	no	yes	ALU	rd	pc+4	npc	mem	pc
ALUi	no	sE <sub>16</sub>	Imm	Op	no	yes	ALU	rt	pc+4	npc	mem	pc
ALUiu	no	uE <sub>16</sub>	Imm	Op	no	yes	ALU	rt	pc+4	npc	mem	pc
LW	yes	sE <sub>16</sub>	Imm	+	no	yes	Mem	rt	pc+4	pc		ALU
SW	yes	sE <sub>16</sub>	Imm	+	yes	no nop	*	*	pc+4	pc		ALU
BEQZ <sub>z=1</sub>	yes	sE <sub>16</sub>	*	0?	no	no nop	*	*	br	npc	nop	*
BEQZ <sub>z=0</sub>	no	sE <sub>16</sub>	*	0?	no	no	*	*	pc+4			
J	yes	*	*	*	no	no	*	*	jabs	npc	nop	*
JAL	yes	*	*	*	no	yes	PC	R31	jabs	npc	nop	*
JR	yes	*	*	*	no	no	*	*	rind	npc	nop	*
JALR	yes	*	*	*	no	yes	PC	R31	rind	npc	nop	*
NOP	no	*	*	*	no	no	*	*	pc+4	npc	mem	pc

BSrc = Reg / Imm ; WBSrc = ALU / Mem / PC; IRSrc = nop/mem; MAddrSrc = pc/ALU  
 RegDst = rt / rd / R31; PCSrc1 = pc+4 / br / rind / jabs; PCSrc2 = pc/nPC



# Pipelined Princeton: Control Table

Opcode	Stall	Ext Sel	B Src	Op Sel	Mem W	Reg W	WB Src	Reg Dst	PC Src1	PC Src2	IR Src	MAddr Src
ALU	no	*	Reg	Func	no	yes	ALU	rd	pc+4	npc	mem	pc
ALUi	no	sE <sub>16</sub>	Imm	Op	no	yes	ALU	rt	pc+4	npc	mem	pc
ALUiu	no	uE <sub>16</sub>	Imm	Op	no	yes	ALU	rt	pc+4	npc	mem	pc
LW	yes	sE <sub>16</sub>	Imm	+	no	yes	Mem	rt	pc+4	pc	nop	ALU
SW	yes	sE <sub>16</sub>	Imm	+	yes	no nop	*	*	pc+4	pc	nop	ALU
BEQZ <sub>Z=1</sub>	yes	sE <sub>16</sub>	*	0?	no	no nop	*	*	br	npc	nop	*
BEQZ <sub>Z=0</sub>	no	sE <sub>16</sub>	*	0?	no	no	*	*	pc+4	npc	mem	pc
J	yes	*	*	*	no	no	*	*	jabs	npc	nop	*
JAL	yes	*	*	*	no	yes	PC	R31	jabs	npc	nop	*
JR	yes	*	*	*	no	no	*	*	rind	npc	nop	*
JALR	yes	*	*	*	no	yes	PC	R31	rind	npc	nop	*
NOP	no	*	*	*	no	no	*	*	pc+4	npc	mem	pc

BSrc = Reg / Imm ; WBSrc = ALU / Mem / PC; IRSrc = nop/mem; MAddrSrc = pc/ALU  
 RegDst = rt / rd / R31; PCSrc1 = pc+4 / br / rind / jabs; PCSrc2 = pc/nPC

# Pipelined Princeton: Control Table

Opcode	Stall	Ext Sel	B Src	Op Sel	Mem W	Reg W	WB Src	Reg Dst	PC Src1	PC Src2	IR Src	MAddr Src
ALU	no	*	Reg	Func	no	yes	ALU	rd	pc+4	npc	mem	pc
ALUi	no	sE <sub>16</sub>	Imm	Op	no	yes	ALU	rt	pc+4	npc	mem	pc
ALUiu	no	uE <sub>16</sub>	Imm	Op	no	yes	ALU	rt	pc+4	npc	mem	pc
LW	yes	sE <sub>16</sub>	Imm	+	no	yes	Mem	rt	pc+4	pc		ALU
SW	yes	sE <sub>16</sub>	Imm	+	yes	no nop	*	*	pc+4	pc		ALU
BEQZ <sub>Z=1</sub>	yes	sE <sub>16</sub>	*	0?	no	no nop	*	*	br	npc	nop	*
BEQZ <sub>Z=0</sub>	no	sE <sub>16</sub>	*	0?	no	no	*	*	pc+4	npc	mem	pc
J	yes	*	*	*	no	no	*	*	jabs	npc	nop	*
JAL	yes	*	*	*	no	yes	PC	R31	jabs	npc	nop	*
JR	yes	*	*	*	no	no	*	*	rind	npc	nop	*
JALR	yes	*	*	*	no	yes	PC	R31	rind	npc	nop	*
NOP	no	*	*	*	no	no	*	*	pc+4	npc	mem	pc

BSrc = Reg / Imm ; WBSrc = ALU / Mem / PC; IRSrc = nop/mem; MAddrSrc = pc/ALU

RegDst = rt / rd / R31; PCSrc1 = pc+4 / br / rind / jabs; PCSrc2 = pc/nPC

stall & IRSrc columns are identical

# Pipelined Princeton Architecture

---

*Clock:*  $t_{\text{C-Princeton}} > t_{\text{RF}} + t_{\text{ALU}} + t_{\text{M}} + t_{\text{WB}}$

*CPI:*  $(1 - f) + 2f$  cycles per instruction  
where  $f$  is the fraction of  
instructions that cause a stall

# Pipelined Princeton Architecture

---


*Clock:*  $t_{\text{C-Princeton}} > t_{\text{RF}} + t_{\text{ALU}} + t_{\text{M}} + t_{\text{WB}}$

*CPI:*  $(1 - f) + 2f$  cycles per instruction  
where  $f$  is the fraction of  
instructions that cause a stall

*What is a likely value of  $f$ ?*

# An Ideal Pipeline

---




- All objects go through the same stages
- No sharing of resources between any two stages
- Propagation delay through all pipeline stages is equal
- The scheduling of an object entering the pipeline is not affected by the objects in other stages


*These conditions generally hold for industrial assembly lines.*

*But what about an instruction pipeline?*


# Pipelined Datapath



# Pipelined Datapath




# Pipelined Datapath





# Pipelined Datapath



Clock period can be reduced by dividing the execution of an instruction into multiple cycles

$$t_C > \max \{t_{IM}, t_{RF}, t_{ALU}, t_{DM}, t_{RW}\} \quad (= t_{DM} \text{ probably})$$

*However, CPI will increase unless instructions are pipelined*

# How to divide datapath into stages


---

Suppose memory is significantly slower than other stages. For example, suppose

$$\begin{aligned}t_{IM} &= 10 \text{ units} \\t_{DM} &= 10 \text{ units} \\t_{ALU} &= 5 \text{ units} \\t_{RF} &= 1 \text{ unit} \\t_{RW} &= 1 \text{ unit}\end{aligned}$$


Since the slowest stage determines the clock, it may be possible to combine some stages without any loss of performance

# Alternative Pipelining




$$t_C > \max \{t_{IM}, t_{RF}, t_{ALU}, t_{DM}, t_{RW}\} = t_{DM}$$

# Alternative Pipelining




$$t_C > \max \{t_{IM}, t_{RF}, t_{ALU}, t_{DM}, t_{RW}\} = t_{DM}$$

# Alternative Pipelining



$$t_C > \max \{t_{IM}, t_{RF} + t_{ALU}, t_{DM}, t_{RW}\} = t_{DM}$$


# Alternative Pipelining



$$t_C > \max \{t_{IM}, t_{RF} + t_{ALU}, t_{DM}, t_{RW}\} = t_{DM}$$

Write-back stage takes much less time than other stages.  
Suppose we combined it with the memory phase


# Alternative Pipelining



$$t_C > \max \{t_{IM}, t_{RF} + t_{ALU}, t_{DM}, t_{RW}\} = t_{DM}$$

Write-back stage takes much less time than other stages.  
 Suppose we combined it with the memory phase

# Alternative Pipelining




$$t_C > \max \{t_{IM}, t_{RF}+t_{ALU}, t_{DM}+t_{RW}\} = t_{DM} + t_{RW}$$

Write-back stage takes much less time than other stages.  
Suppose we combined it with the memory phase



# Alternative Pipelining



$$t_C > \max \{t_{IM}, t_{RF}+t_{ALU}, t_{DM}+t_{RW}\} = t_{DM} + t_{RW}$$

*⇒ increase the critical path by 10%*

Write-back stage takes much less time than other stages.  
Suppose we combined it with the memory phase

# Maximum Speedup by Pipelining

---

Assumptions

Unpipelined

$t_c$

Pipelined Speedup

$t_c$

# Maximum Speedup by Pipelining

---

## Assumptions

1.  $t_{IM} = t_{DM} = 10,$   
 $t_{ALU} = 5,$   
 $t_{RF} = t_{RW} = 1$   
4-stage pipeline

Unpipelined

$t_C$

Pipelined Speedup

$t_C$

# Maximum Speedup by Pipelining

---

Assumptions	Unpipelined $t_c$	Pipelined Speedup $t_c$
1. $t_{IM} = t_{DM} = 10,$ $t_{ALU} = 5,$ $t_{RF} = t_{RW} = 1$ 4-stage pipeline		27

# Maximum Speedup by Pipelining

---

Assumptions	Unpipelined $t_c$	Pipelined Speedup $t_c$
1. $t_{IM} = t_{DM} = 10,$ $t_{ALU} = 5,$ $t_{RF} = t_{RW} = 1$ 4-stage pipeline	27	10

# Maximum Speedup by Pipelining

---

Assumptions	Unpipelined $t_c$	Pipelined $t_c$	Speedup
1. $t_{IM} = t_{DM} = 10,$ $t_{ALU} = 5,$ $t_{RF} = t_{RW} = 1$ 4-stage pipeline	27	10	2.7

# Maximum Speedup by Pipelining

---

Assumptions	Unpipelined $t_c$	Pipelined $t_c$	Speedup
1. $t_{IM} = t_{DM} = 10,$ $t_{ALU} = 5,$ $t_{RF} = t_{RW} = 1$ 4-stage pipeline	27	10	2.7
2. $t_{IM} = t_{DM} = t_{ALU} = t_{RF} = t_{RW} = 5$ 4-stage pipeline			

# Maximum Speedup by Pipelining

---

Assumptions	Unpipelined $t_c$	Pipelined $t_c$	Speedup
1. $t_{IM} = t_{DM} = 10,$ $t_{ALU} = 5,$ $t_{RF} = t_{RW} = 1$ 4-stage pipeline	27	10	2.7
2. $t_{IM} = t_{DM} = t_{ALU} = t_{RF} = t_{RW} = 5$ 4-stage pipeline	25		



# Maximum Speedup by Pipelining

---

Assumptions	Unpipelined $t_c$	Pipelined $t_c$	Speedup
1. $t_{IM} = t_{DM} = 10,$ $t_{ALU} = 5,$ $t_{RF} = t_{RW} = 1$ 4-stage pipeline	27	10	2.7
2. $t_{IM} = t_{DM} = t_{ALU} = t_{RF} = t_{RW} = 5$ 4-stage pipeline	25	10	

# Maximum Speedup by Pipelining

---

Assumptions	Unpipelined $t_c$	Pipelined $t_c$	Speedup
1. $t_{IM} = t_{DM} = 10,$ $t_{ALU} = 5,$ $t_{RF} = t_{RW} = 1$ 4-stage pipeline	27	10	2.7
2. $t_{IM} = t_{DM} = t_{ALU} = t_{RF} = t_{RW} = 5$ 4-stage pipeline	25	10	2.5

# Maximum Speedup by Pipelining

---

Assumptions	Unpipelined $t_c$	Pipelined $t_c$	Speedup
1. $t_{IM} = t_{DM} = 10,$ $t_{ALU} = 5,$ $t_{RF} = t_{RW} = 1$ 4-stage pipeline	27	10	2.7
2. $t_{IM} = t_{DM} = t_{ALU} = t_{RF} = t_{RW} = 5$ 4-stage pipeline	25	10	2.5
3. $t_{IM} = t_{DM} = t_{ALU} = t_{RF} = t_{RW} = 5$ 5-stage pipeline			

# Maximum Speedup by Pipelining

---

Assumptions	Unpipelined $t_c$	Pipelined $t_c$	Speedup
1. $t_{IM} = t_{DM} = 10,$ $t_{ALU} = 5,$ $t_{RF} = t_{RW} = 1$ 4-stage pipeline	27	10	2.7
2. $t_{IM} = t_{DM} = t_{ALU} = t_{RF} = t_{RW} = 5$ 4-stage pipeline	25	10	2.5
3. $t_{IM} = t_{DM} = t_{ALU} = t_{RF} = t_{RW} = 5$ 5-stage pipeline	25		

# Maximum Speedup by Pipelining

---

Assumptions	Unpipelined $t_c$	Pipelined $t_c$	Speedup
1. $t_{IM} = t_{DM} = 10,$ $t_{ALU} = 5,$ $t_{RF} = t_{RW} = 1$ 4-stage pipeline	27	10	2.7
2. $t_{IM} = t_{DM} = t_{ALU} = t_{RF} = t_{RW} = 5$ 4-stage pipeline	25	10	2.5
3. $t_{IM} = t_{DM} = t_{ALU} = t_{RF} = t_{RW} = 5$ 5-stage pipeline	25	5	5

# Maximum Speedup by Pipelining

---

Assumptions	Unpipelined $t_c$	Pipelined $t_c$	Speedup
1. $t_{IM} = t_{DM} = 10,$ $t_{ALU} = 5,$ $t_{RF} = t_{RW} = 1$ 4-stage pipeline	27	10	2.7
2. $t_{IM} = t_{DM} = t_{ALU} = t_{RF} = t_{RW} = 5$ 4-stage pipeline	25	10	2.5
3. $t_{IM} = t_{DM} = t_{ALU} = t_{RF} = t_{RW} = 5$ 5-stage pipeline	25	5	5.0

# Maximum Speedup by Pipelining

---

Assumptions	Unpipelined $t_c$	Pipelined $t_c$	Speedup
1. $t_{IM} = t_{DM} = 10,$ $t_{ALU} = 5,$ $t_{RF} = t_{RW} = 1$ 4-stage pipeline	27	10	2.7
2. $t_{IM} = t_{DM} = t_{ALU} = t_{RF} = t_{RW} = 5$ 4-stage pipeline	25	10	2.5
3. $t_{IM} = t_{DM} = t_{ALU} = t_{RF} = t_{RW} = 5$ 5-stage pipeline	25	5	5.0

*What seems to be the message here?*

# Maximum Speedup by Pipelining

---

Assumptions	Unpipelined $t_c$	Pipelined $t_c$	Speedup
1. $t_{IM} = t_{DM} = 10,$ $t_{ALU} = 5,$ $t_{RF} = t_{RW} = 1$ 4-stage pipeline	27	10	2.7
2. $t_{IM} = t_{DM} = t_{ALU} = t_{RF} = t_{RW} = 5$ 4-stage pipeline	25	10	2.5
3. $t_{IM} = t_{DM} = t_{ALU} = t_{RF} = t_{RW} = 5$ 5-stage pipeline	25	5	5.0


*What seems to be the message here?*

*One can achieve higher speedup with more pipeline stages*




# 5-Stage Pipelined Execution

## *Instruction Flow Diagram*




# 5-Stage Pipelined Execution

## *Instruction Flow Diagram*




# 5-Stage Pipelined Execution

## *Instruction Flow Diagram*




# 5-Stage Pipelined Execution

## *Instruction Flow Diagram*




# 5-Stage Pipelined Execution

## Instruction Flow Diagram




# 5-Stage Pipelined Execution

## Instruction Flow Diagram




# 5-Stage Pipelined Execution

## Instruction Flow Diagram



# 5-Stage Pipelined Execution


## Instruction Flow Diagram






# 5-Stage Pipelined Execution

## Resource Usage Diagram




# 5-Stage Pipelined Execution

## Resource Usage Diagram




# 5-Stage Pipelined Execution

## Resource Usage Diagram




# 5-Stage Pipelined Execution

## Resource Usage Diagram




# 5-Stage Pipelined Execution

## Resource Usage Diagram




# 5-Stage Pipelined Execution

## Resource Usage Diagram




# 5-Stage Pipelined Execution

## Resource Usage Diagram



# 5-Stage Pipelined Execution


## Resource Usage Diagram






# Pipelined Execution

## *ALU Instructions*



# Pipelined Execution


## *ALU Instructions*



*Not quite correct!*

# Pipelined Execution

## *ALU Instructions*




*Not quite correct!*

*We need an Instruction Reg (IR) for each stage*

# Pipelined Execution

## *ALU Instructions*




*Not quite correct!*

*We need an Instruction Reg (IR) for each stage*

# Pipelined Execution

## *ALU Instructions*




*Not quite correct!*

*We need an Instruction Reg (IR) for each stage*

# Pipelined Execution

## *ALU Instructions*




*Not quite correct!*

*We need an Instruction Reg (IR) for each stage*

# Pipelined MIPS Datapath


*without jumps*



*What else is needed?*

# Pipelined MIPS Datapath

*without jumps*




*What else is needed?*

Control Points Need to Be Connected



# Pipelined MIPS Datapath

*without jumps*




*What else is needed?*

Control Points Need to Be Connected

# Pipelined MIPS Datapath

*without jumps*




*What else is needed?*

Control Points Need to Be Connected

# Pipelined MIPS Datapath

*without jumps*




*What else is needed?*

Control Points Need to Be Connected

# Pipelined MIPS Datapath

*without jumps*




*What else is needed?*

**Control Points Need to Be Connected**

# Pipelined MIPS Datapath

*without jumps*



*What else is needed?*

**Control Points Need to Be Connected**

# How instructions can interact with each other in a pipeline

---

# How instructions can interact with each other in a pipeline

---

- An instruction in the pipeline may need a resource being used by another instruction in the pipeline  
→ *structural hazard*


# How instructions can interact with each other in a pipeline

---

- An instruction in the pipeline may need a resource being used by another instruction in the pipeline  
→ *structural hazard*
- An instruction may depend on a value produced by an earlier instruction
  - Dependence may be for a data calculation  
→ *data hazard*
  - Dependence may be for calculating the next PC  
→ *control hazard (branches, interrupts)*




# Data Hazards




...  
r1 ← r0 + 10  
r4 ← r1 + 17  
...

# Data Hazards




...  
 $r1 \leftarrow r0 + 10$   
 $r4 \leftarrow r1 + 17$   
 ...

# Data Hazards



...  
 $r1 \leftarrow r0 + 10$   
 $r4 \leftarrow r1 + 17$   
 ...

# Data Hazards



...  
 $r1 \leftarrow r0 + 10$   
 $r4 \leftarrow r1 + 17$   
 ...

*r1 is stale. Oops!*

# Resolving Data Hazards

---

Strategy 1: *Wait for the result to be available by freezing earlier pipeline stages → stall*

Strategy 2: *Route data as soon as possible after it is calculated to the earlier pipeline stage → bypass*

Strategy 3: *Speculate on the dependence*  
*Two cases:*

# Resolving Data Hazards

---

Strategy 1: *Wait for the result to be available by freezing earlier pipeline stages* → *stall*

Strategy 2: *Route data as soon as possible after it is calculated to the earlier pipeline stage* → *bypass*

Strategy 3: *Speculate* on the dependence  
Two cases:  
*Guessed correctly* → *do nothing*

# Resolving Data Hazards

---

Strategy 1: *Wait for the result to be available by freezing earlier pipeline stages* → *stall*

Strategy 2: *Route data as soon as possible after it is calculated to the earlier pipeline stage* → *bypass*

Strategy 3: *Speculate on the dependence*

*Two cases:*

*Guessed correctly* → *do nothing*

*Guessed incorrectly* → *kill and restart*

# Resolving Data Hazards (1)

---


*Strategy 1:*

*Wait for the result to be available by freezing earlier pipeline stages → **stall***



# Feedback to Resolve Hazards


---



- Later stages provide dependence information to earlier stages which can *stall (or kill) instructions*

# Feedback to Resolve Hazards


---



- Later stages provide dependence information to earlier stages which can *stall (or kill) instructions*

# Feedback to Resolve Hazards


---



- Later stages provide dependence information to earlier stages which can *stall (or kill) instructions*

# Feedback to Resolve Hazards


---



- Later stages provide dependence information to earlier stages which can *stall (or kill) instructions*

# Feedback to Resolve Hazards


---



- Later stages provide dependence information to earlier stages which can *stall (or kill) instructions*

# Feedback to Resolve Hazards


---



- Later stages provide dependence information to earlier stages which can *stall (or kill) instructions*

# Feedback to Resolve Hazards


---



- Later stages provide dependence information to earlier stages which can *stall (or kill) instructions*

# Feedback to Resolve Hazards

---




- Later stages provide dependence information to earlier stages which can *stall (or kill) instructions*




# Feedback to Resolve Hazards

---




- Later stages provide dependence information to earlier stages which can *stall (or kill) instructions*
- Controlling a pipeline in this manner works provided *the instruction at stage  $i+1$  can complete without any interference from instructions in stages 1 to  $i$*  (otherwise deadlocks may occur)

# Resolving Data Hazards by Stalling




...  
 $r1 \leftarrow r0 + 10$   
 $r4 \leftarrow r1 + 17$   
...

# Resolving Data Hazards by Stalling



...  
 $r1 \leftarrow r0 + 10$   
 $r4 \leftarrow r1 + 17$   
...


# Resolving Data Hazards by Stalling



...  
 $r1 \leftarrow r0 + 10$   
 $r4 \leftarrow r1 + 17$   
...

# Resolving Data Hazards by Stalling

*Stall Condition*



...  
 $r1 \leftarrow r0 + 10$   
 $r4 \leftarrow r1 + 17$   
...

# Stalled Stages and Pipeline Bubbles

---

# Stalled Stages and Pipeline Bubbles

---

*time*

t0 t1 t2 t3 t4 t5 t6 t7 . . . .

# Stalled Stages and Pipeline Bubbles

---

*time*

t0   t1   t2   t3   t4   t5   t6   t7   . . . .

(I<sub>1</sub>) r1 ← (r0) + 10   IF<sub>1</sub>   ID<sub>1</sub>   EX<sub>1</sub>   MA<sub>1</sub>   WB<sub>1</sub>



# Stalled Stages and Pipeline Bubbles

---

	<i>time</i>								
	t0	t1	t2	t3	t4	t5	t6	t7	....
(I <sub>1</sub> ) r1 ← (r0) + 10	IF <sub>1</sub>	ID <sub>1</sub>	EX <sub>1</sub>	MA <sub>1</sub>	WB <sub>1</sub>				
(I <sub>2</sub> ) r4 ← (r1) + 17		IF <sub>2</sub>	ID <sub>2</sub>	ID <sub>2</sub>	ID <sub>2</sub>	ID <sub>2</sub>	EX <sub>2</sub>	MA <sub>2</sub>	WB <sub>2</sub>

# Stalled Stages and Pipeline Bubbles

---

	<i>time</i>									
	t0	t1	t2	t3	t4	t5	t6	t7	...	...
(I <sub>1</sub> ) $r1 \leftarrow (r0) + 10$	IF <sub>1</sub>	ID <sub>1</sub>	EX <sub>1</sub>	MA <sub>1</sub>	WB <sub>1</sub>					
(I <sub>2</sub> ) $r4 \leftarrow (r1) + 17$		IF <sub>2</sub>	ID <sub>2</sub>	ID <sub>2</sub>	ID <sub>2</sub>	ID <sub>2</sub>	EX <sub>2</sub>	MA <sub>2</sub>	WB <sub>2</sub>	
(I <sub>3</sub> )			IF <sub>3</sub>	IF <sub>3</sub>	IF <sub>3</sub>	IF <sub>3</sub>	ID <sub>3</sub>	EX <sub>3</sub>	MA <sub>3</sub>	WB <sub>3</sub>

# Stalled Stages and Pipeline Bubbles

---


	<i>time</i>									
	t0	t1	t2	t3	t4	t5	t6	t7	...	...
(I <sub>1</sub> ) $r1 \leftarrow (r0) + 10$	IF <sub>1</sub>	ID <sub>1</sub>	EX <sub>1</sub>	MA <sub>1</sub>	WB <sub>1</sub>					
(I <sub>2</sub> ) $r4 \leftarrow (r1) + 17$		IF <sub>2</sub>	ID <sub>2</sub>	ID <sub>2</sub>	ID <sub>2</sub>	ID <sub>2</sub>	EX <sub>2</sub>	MA <sub>2</sub>	WB <sub>2</sub>	
(I <sub>3</sub> )			IF <sub>3</sub>	IF <sub>3</sub>	IF <sub>3</sub>	IF <sub>3</sub>	ID <sub>3</sub>	EX <sub>3</sub>	MA <sub>3</sub>	WB <sub>3</sub>
(I <sub>4</sub> )							IF <sub>4</sub>	ID <sub>4</sub>	EX <sub>4</sub>	MA <sub>4</sub> WB <sub>4</sub>

# Stalled Stages and Pipeline Bubbles


---

	<i>time</i>											
	t0	t1	t2	t3	t4	t5	t6	t7	...	...		
(I <sub>1</sub> ) $r1 \leftarrow (r0) + 10$	IF <sub>1</sub>	ID <sub>1</sub>	EX <sub>1</sub>	MA <sub>1</sub>	WB <sub>1</sub>							
(I <sub>2</sub> ) $r4 \leftarrow (r1) + 17$		IF <sub>2</sub>	ID <sub>2</sub>	ID <sub>2</sub>	ID <sub>2</sub>	ID <sub>2</sub>	EX <sub>2</sub>	MA <sub>2</sub>	WB <sub>2</sub>			
(I <sub>3</sub> )			IF <sub>3</sub>	IF <sub>3</sub>	IF <sub>3</sub>	IF <sub>3</sub>	ID <sub>3</sub>	EX <sub>3</sub>	MA <sub>3</sub>	WB <sub>3</sub>		
(I <sub>4</sub> )							IF <sub>4</sub>	ID <sub>4</sub>	EX <sub>4</sub>	MA <sub>4</sub>	WB <sub>4</sub>	
(I <sub>5</sub> )								IF <sub>5</sub>	ID <sub>5</sub>	EX <sub>5</sub>	MA <sub>5</sub>	WB <sub>5</sub>


# Stalled Stages and Pipeline Bubbles



# Stalled Stages and Pipeline Bubbles




# Stalled Stages and Pipeline Bubbles



Resource  
Usage



# Stalled Stages and Pipeline Bubbles



Resource  
Usage





# Stalled Stages and Pipeline Bubbles





Resource  
Usage



# Stalled Stages and Pipeline Bubbles





# Stalled Stages and Pipeline Bubbles





# Stalled Stages and Pipeline Bubbles





# Stalled Stages and Pipeline Bubbles



# Stalled Stages and Pipeline Bubbles




# Stalled Stages and Pipeline Bubbles



*nop* ⇒ *pipeline bubble*


# Stall Control Logic



Compare the *source registers* of the instruction in the decode stage with the *destination register* of the *uncommitted instructions*.




# Stall Control Logic



Compare the *source registers* of the instruction in the decode stage with the *destination register* of the *uncommitted instructions*.




# Stall Control Logic



Compare the *source registers* of the instruction in the decode stage with the *destination register* of the *uncommitted instructions*.


# Stall Control Logic



Compare the *source registers* of the instruction in the decode stage with the *destination register* of the *uncommitted instructions*.

# Stall Control Logic


*ignoring jumps & branches*



Should we always stall if the rs field matches some rd?

# Stall Control Logic


*ignoring jumps & branches*



Should we always stall if the rs field matches some rd?  
*not every instruction writes a register ⇒ we*

# Stall Control Logic


## *ignoring jumps & branches*



Should we always stall if the rs field matches some rd?  
 not every instruction writes a register  $\Rightarrow$  we  
 not every instruction reads a register  $\Rightarrow$  re

# Stall Control Logic

## *ignoring jumps & branches*




Should we always stall if the rs field matches some rd?  
 not every instruction writes a register  $\Rightarrow$  we  
 not every instruction reads a register  $\Rightarrow$  re





# Stall Control Logic


## *ignoring jumps & branches*



Should we always stall if the rs field matches some rd?  
 not every instruction writes a register  $\Rightarrow$  we  
 not every instruction reads a register  $\Rightarrow$  re

# Stall Control Logic

## *ignoring jumps & branches*



Should we always stall if the rs field matches some rd?  
 not every instruction writes a register  $\Rightarrow$  we  
 not every instruction reads a register  $\Rightarrow$  re

# Source & Destination Registers



*source(s) destination*

ALU	$rd \leftarrow (rs) \text{ func } (rt)$	rs, rt	rd
ALUi	$rt \leftarrow (rs) \text{ op } \text{imm}$	rs	rt
LW	$rt \leftarrow M [(rs) + \text{imm}]$	rs	rt
SW	$M [(rs) + \text{imm}] \leftarrow (rt)$	rs, rt	
BZ	<i>cond</i> (rs)		
	<i>true:</i> $PC \leftarrow (PC) + \text{imm}$	rs	
	<i>false:</i> $PC \leftarrow (PC) + 4$	rs	
J	$PC \leftarrow (PC) + \text{imm}$		
JAL	$r31 \leftarrow (PC), PC \leftarrow (PC) + \text{imm}$		31
JR	$PC \leftarrow (rs)$	rs	
JALR	$r31 \leftarrow (PC), PC \leftarrow (rs)$	rs	31

# Deriving the Stall Signal

---

# Deriving the Stall Signal

---

$C_{\text{dest}}$

$ws = \text{Case opcode}$

ALU  $\Rightarrow rd$

ALUi, LW  $\Rightarrow rt$

JAL, JALR  $\Rightarrow R31$

$we = \text{Case opcode}$

ALU, ALUi, LW  $\Rightarrow (ws \neq 0)$

JAL, JALR  $\Rightarrow on$

...  $\Rightarrow off$

# Deriving the Stall Signal

$C_{dest}$

$ws = \text{Case opcode}$

ALU  $\Rightarrow rd$   
ALUi, LW  $\Rightarrow rt$   
JAL, JALR  $\Rightarrow R31$

$we = \text{Case opcode}$

ALU, ALUi, LW  $\Rightarrow (ws \neq 0)$   
JAL, JALR  $\Rightarrow \text{on}$   
...  $\Rightarrow \text{off}$

$C_{re}$

$re1 = \text{Case opcode}$   
ALU, ALUi,

$\Rightarrow \text{on}$   
 $\Rightarrow \text{off}$

$re2 = \text{Case opcode}$

$\Rightarrow \text{on}$   
 $\Rightarrow \text{off}$

# Deriving the Stall Signal

$C_{dest}$

$ws = \text{Case opcode}$

ALU  $\Rightarrow rd$   
ALUi, LW  $\Rightarrow rt$   
JAL, JALR  $\Rightarrow R31$

$we = \text{Case opcode}$

ALU, ALUi, LW  $\Rightarrow (ws \neq 0)$   
JAL, JALR  $\Rightarrow \text{on}$   
...  $\Rightarrow \text{off}$

$C_{re}$

$re1 = \text{Case opcode}$

ALU, ALUi,  
LW, SW, BZ,  
 $\Rightarrow \text{on}$   
 $\Rightarrow \text{off}$

$re2 = \text{Case opcode}$

$\Rightarrow \text{on}$   
 $\Rightarrow \text{off}$



# Deriving the Stall Signal

$C_{\text{dest}}$

$ws = \text{Case opcode}$

ALU  $\Rightarrow rd$   
ALUi, LW  $\Rightarrow rt$   
JAL, JALR  $\Rightarrow R31$

$we = \text{Case opcode}$

ALU, ALUi, LW  $\Rightarrow (ws \neq 0)$   
JAL, JALR  $\Rightarrow \text{on}$   
...  $\Rightarrow \text{off}$

$C_{\text{re}}$

$re1 = \text{Case opcode}$

ALU, ALUi,  
LW, SW, BZ,  
JR, JALR  $\Rightarrow \text{on}$   
 $\Rightarrow \text{off}$

$re2 = \text{Case opcode}$

$\Rightarrow \text{on}$   
 $\Rightarrow \text{off}$

# Deriving the Stall Signal

$C_{\text{dest}}$

$ws = \text{Case opcode}$

ALU  $\Rightarrow rd$   
ALUi, LW  $\Rightarrow rt$   
JAL, JALR  $\Rightarrow R31$

$we = \text{Case opcode}$

ALU, ALUi, LW  $\Rightarrow (ws \neq 0)$   
JAL, JALR  $\Rightarrow \text{on}$   
...  $\Rightarrow \text{off}$

$C_{\text{re}}$

$re1 = \text{Case opcode}$

ALU, ALUi,  
LW, SW, BZ,  
JR, JALR  $\Rightarrow \text{on}$   
J, JAL  $\Rightarrow \text{off}$

$re2 = \text{Case opcode}$

$\Rightarrow \text{on}$   
 $\Rightarrow \text{off}$

# Deriving the Stall Signal

$C_{dest}$

$ws = \text{Case opcode}$

ALU  $\Rightarrow rd$   
ALUi, LW  $\Rightarrow rt$   
JAL, JALR  $\Rightarrow R31$

$we = \text{Case opcode}$

ALU, ALUi, LW  $\Rightarrow (ws \neq 0)$   
JAL, JALR  $\Rightarrow \text{on}$   
...  $\Rightarrow \text{off}$

$C_{re}$

$re1 = \text{Case opcode}$

ALU, ALUi,  
LW, SW, BZ,  
JR, JALR  $\Rightarrow \text{on}$   
J, JAL  $\Rightarrow \text{off}$

$re2 = \text{Case opcode}$

ALU, SW  $\Rightarrow \text{on}$   
 $\Rightarrow \text{off}$

# Deriving the Stall Signal

$C_{dest}$

$ws = \text{Case opcode}$

ALU  $\Rightarrow rd$   
ALUi, LW  $\Rightarrow rt$   
JAL, JALR  $\Rightarrow R31$

$we = \text{Case opcode}$

ALU, ALUi, LW  $\Rightarrow (ws \neq 0)$   
JAL, JALR  $\Rightarrow \text{on}$   
...  $\Rightarrow \text{off}$

$C_{re}$

$re1 = \text{Case opcode}$

ALU, ALUi,  
LW, SW, BZ,  
JR, JALR  $\Rightarrow \text{on}$   
J, JAL  $\Rightarrow \text{off}$

$re2 = \text{Case opcode}$

ALU, SW  $\Rightarrow \text{on}$   
...  $\Rightarrow \text{off}$

# Deriving the Stall Signal

$C_{dest}$

$ws = \text{Case opcode}$

ALU  $\Rightarrow rd$   
ALUi, LW  $\Rightarrow rt$   
JAL, JALR  $\Rightarrow R31$

$we = \text{Case opcode}$

ALU, ALUi, LW  $\Rightarrow (ws \neq 0)$   
JAL, JALR  $\Rightarrow \text{on}$   
...  $\Rightarrow \text{off}$

$C_{re}$

$re1 = \text{Case opcode}$

ALU, ALUi,  
LW, SW, BZ,  
JR, JALR  $\Rightarrow \text{on}$   
J, JAL  $\Rightarrow \text{off}$

$re2 = \text{Case opcode}$

ALU, SW  $\Rightarrow \text{on}$   
...  $\Rightarrow \text{off}$



# Deriving the Stall Signal

$C_{dest}$

$ws = \text{Case opcode}$

ALU  $\Rightarrow rd$   
ALUi, LW  $\Rightarrow rt$   
JAL, JALR  $\Rightarrow R31$

$we = \text{Case opcode}$

ALU, ALUi, LW  $\Rightarrow (ws \neq 0)$   
JAL, JALR  $\Rightarrow \text{on}$   
...  $\Rightarrow \text{off}$

$C_{re}$

$re1 = \text{Case opcode}$

ALU, ALUi,  
LW, SW, BZ,  
JR, JALR  $\Rightarrow \text{on}$   
J, JAL  $\Rightarrow \text{off}$

$re2 = \text{Case opcode}$

ALU, SW  $\Rightarrow \text{on}$   
...  $\Rightarrow \text{off}$

$C_{stall}$

# Deriving the Stall Signal

$C_{dest}$

$ws = \text{Case opcode}$

ALU  $\Rightarrow rd$   
ALUi, LW  $\Rightarrow rt$   
JAL, JALR  $\Rightarrow R31$

$we = \text{Case opcode}$

ALU, ALUi, LW  $\Rightarrow (ws \neq 0)$   
JAL, JALR  $\Rightarrow \text{on}$   
...  $\Rightarrow \text{off}$

$C_{re}$

$re1 = \text{Case opcode}$

ALU, ALUi,  
LW, SW, BZ,  
JR, JALR  $\Rightarrow \text{on}$   
J, JAL  $\Rightarrow \text{off}$

$re2 = \text{Case opcode}$

ALU, SW  $\Rightarrow \text{on}$   
...  $\Rightarrow \text{off}$

$C_{stall}$

$$\text{stall} = ((rs_D == ws_E) \cdot we_E + (rs_D == ws_M) \cdot we_M + (rs_D == ws_W) \cdot we_W) \cdot re1_D +$$

# Deriving the Stall Signal

$C_{\text{dest}}$

$ws = \text{Case opcode}$

ALU  $\Rightarrow rd$   
ALUi, LW  $\Rightarrow rt$   
JAL, JALR  $\Rightarrow R31$

$we = \text{Case opcode}$

ALU, ALUi, LW  $\Rightarrow (ws \neq 0)$   
JAL, JALR  $\Rightarrow \text{on}$   
...  $\Rightarrow \text{off}$

$C_{\text{re}}$

$re1 = \text{Case opcode}$

ALU, ALUi,  
LW, SW, BZ,  
JR, JALR  $\Rightarrow \text{on}$   
J, JAL  $\Rightarrow \text{off}$

$re2 = \text{Case opcode}$

ALU, SW  $\Rightarrow \text{on}$   
...  $\Rightarrow \text{off}$

$C_{\text{stall}}$

$$\begin{aligned} \text{stall} = & ((rs_D == ws_E) \cdot we_E + \\ & (rs_D == ws_M) \cdot we_M + \\ & (rs_D == ws_W) \cdot we_W) \cdot re1_D + \\ & ((rt_D == ws_E) \cdot we_E + \\ & (rt_D == ws_M) \cdot we_M + \\ & (rt_D == ws_W) \cdot we_W) \cdot re2_D \end{aligned}$$



# Deriving the Stall Signal

$C_{dest}$

$ws = \text{Case opcode}$

ALU  $\Rightarrow rd$   
ALUi, LW  $\Rightarrow rt$   
JAL, JALR  $\Rightarrow R31$

$we = \text{Case opcode}$

ALU, ALUi, LW  $\Rightarrow (ws \neq 0)$   
JAL, JALR  $\Rightarrow on$   
...  $\Rightarrow off$

$C_{re}$

$re1 = \text{Case opcode}$

ALU, ALUi,  
LW, SW, BZ,  
JR, JALR  $\Rightarrow on$   
J, JAL  $\Rightarrow off$

$re2 = \text{Case opcode}$

ALU, SW  $\Rightarrow on$   
...  $\Rightarrow off$


$C_{stall}$

$$\begin{aligned} \text{stall} = & ((rs_D == ws_E) \cdot we_E + \\ & (rs_D == ws_M) \cdot we_M + \\ & (rs_D == ws_W) \cdot we_W) \cdot re1_D + \\ & ((rt_D == ws_E) \cdot we_E + \\ & (rt_D == ws_M) \cdot we_M + \\ & (rt_D == ws_W) \cdot we_W) \cdot re2_D \end{aligned}$$

*This is not  
the full story!*

# Hazards due to Loads & Stores

*Stall Condition*




...  
 $M[(r1)+7] \leftarrow (r2)$   
 $r4 \leftarrow M[(r3)+5]$



# Hazards due to Loads & Stores

*Stall Condition*

What if  
 $(r1)+7 = (r3)+5$  ?



...  
 $M[(r1)+7] \leftarrow (r2)$   
 $r4 \leftarrow M[(r3)+5]$

*Is there any possible data hazard  
in this instruction sequence?*

# Load & Store Hazards

---

```
...  
M[(r1)+7] ← (r2)  
r4 ← M[(r3)+5]  
...
```

$(r1)+7 = (r3)+5 \Rightarrow$  *data hazard*

# Load & Store Hazards

---

```
...  
M[(r1)+7] ← (r2)  
r4 ← M[(r3)+5]  
...
```

$(r1)+7 = (r3)+5 \Rightarrow$  *data hazard*

However, the hazard is avoided because *our memory system completes writes in one cycle!*

# Load & Store Hazards

---

```
...  
M[(r1)+7] ← (r2)  
r4 ← M[(r3)+5]  
...
```

$(r1)+7 = (r3)+5 \Rightarrow \text{data hazard}$

However, the hazard is avoided because *our memory system completes writes in one cycle!*

Load/Store hazards are sometimes resolved in the pipeline and sometimes in the memory system itself.

# Load & Store Hazards

---

```
...  
M[(r1)+7] ← (r2)  
r4 ← M[(r3)+5]  
...
```

$(r1)+7 = (r3)+5 \Rightarrow$  *data hazard*

However, the hazard is avoided because *our memory system completes writes in one cycle!*

Load/Store hazards are sometimes resolved in the pipeline and sometimes in the memory system itself.

*More on this later in the course.*



Next lecture:  
Control Hazards,  
Bypassing,  
and Speculation