
Complex Pipelining: Out-of-Order Execution, Register Renaming, and Exceptions

Daniel Sanchez Computer Science and Artificial Intelligence Laboratory M.I.T.

## CDC 6600-style Scoreboard




Scoreboard: Two bit-vectors

#### Busy[FU#]: Indicates FU's availability These bits are hardwired to FU's.


WP[reg#]: Records if a write is pending
for a register
 Set to true by the Issue stage and
 set to false by the WB stage

WB

## **Reminder: Scoreboard Dynamics**



### In-Order Issue Limitations An example




In-order:

1 (2,<u>1</u>). . . . . . <u>2</u> 3 4 <u>4</u> <u>3</u> 5 . . . <u>5</u> 6 <u>6</u> In-order restriction prevents instruction 4 from being dispatched

## **Out-of-Order Issue**


How can we address the delay caused by a RAW dependence associated with the next in-order instruction?



Find something else to do!

- Issue stage buffer holds <u>multiple</u> instructions waiting to issue.
- Decode adds next instruction to buffer if there is space and the instruction does not cause a WAR or WAW hazard.
- Can issue any instruction in buffer whose RAW hazards are satisfied (for now at most one dispatch per cycle). Note: A writeback (WB) may enable more instructions.

### In-Order Issue Limitations An example



# How many Instructions can be in the pipeline


Throughput is limited by number of instructions in flight, but which feature of an ISA limits the number of instructions in the pipeline?

Out-of-order dispatch by itself does not provide a significant performance improvement!

How can we better understand the impact of number of registers on throughput?

## Little's Law

### Throughput $(\overline{T}) = Number$ in Flight $(\overline{N}) / Latency (\overline{L})$



Example:

*4 floating point registers 8 cycles per floating point operation* 

 $\Rightarrow$ 

# Overcoming the Lack of Register Names


Floating Point pipelines often cannot be kept filled with small number of registers.

IBM 360 had only 4 Floating Point Registers

*Can a microarchitecture use more registers than specified by the ISA without loss of ISA compatibility ?* 

Yes, Robert Tomasulo of IBM suggested an ingenious solution in 1967 based on on-the-fly *register renaming* 


### Instruction-level Parallelism via *Renaming*



Renaming eliminates WAR and WAW hazards (renaming  $\Rightarrow$  additional storage)


March 18, 2021

## Handling register dependencies



- Decode does register renaming, providing a new spot for each register write
  - Renaming eliminates WAR and WAW hazards by allowing use of more storage space
- Renamed instructions added to an issue stage structure, called the reorder buffer (ROB). Any instruction in the ROB whose RAW hazards have been satisfied can be dispatched
  - Out-of-order or dataflow execution handles RAW hazards

## Reorder Buffer




Instruction slot is candidate for execution when:

- It holds a valid instruction ("use" bit is set)
- It has not already started execution ("exec" bit is clear)
- Both operands are available ("present" bits p1 and p2 are set)


Is it obvious where an architectural register value is? No

## Renaming & Out-of-order Issue



• When can a name be reused?


# Renaming & Out-of-order Issue



- Insert instruction in ROB
- Issue instruction from ROB
- Complete instruction
- Empty ROB entry

1 LD F2, 34(R2) 2 45(R3) LD F4, 3 F4, MULTD F6, F2 F2, F2 SUBD F8, 4 5 DIVD F2, **F8** F4, 6 ADDD F10, F6, **F4** 

## Simplifying Allocation/Deallocation




Instruction buffer is managed circularly

- Set "exec" bit when instruction begins execution
- When an instruction completes its "use" bit is marked free
- Increment ptr<sub>2</sub> only if the "use" bit is marked free

March 18, 2021


## **Data-Driven Execution**



- Instruction template (i.e., tag t) is allocated by the Decode stage, which also stores the tag in the reg file
- When an instruction completes, its tag is deallocated

March 18, 2021

### IBM 360/91 Floating Point Unit R. M. Tomasulo, 1967



Renaming and Out-of-order execution was first implemented in 1969 in IBM 360/91 but was effective only on a very small class of problems and thus did not show up in the subsequent models until mid-nineties.

#### Why?

 Did not address the memory latency problem which turned out be a much bigger issue than FU latency
 Made exceptions imprecise

One more problem needed to be solved

## Reminder: Precise Exceptions

Exceptions are relatively unlikely events that need special processing, but where adding explicit control flow instructions is not desired, e.g., divide by 0, page fault

Exceptions can be viewed as an implicit conditional subroutine call that is inserted between two instructions.

Therefore, it must appear as if the exception is taken between two instructions (say  $I_i$  and  $I_{i+1}$ )

- $\bullet$  the effect of all instructions up to and including  $I_{i}$  is complete
- no effect of any instruction after I<sub>i</sub> has taken place

The handler either aborts the program or restarts it at  $I_{i+1}$ .

# Effect on Exceptions Out-of-order Completion

$I_1 \\ I_2 \\ I_3 \\ I_4 \\ I_5 \\ I_6$	L[ M D] SI	DIVD LD MULTD DIVD SUBD ADDD			f f f	f6, f2, f0, f8, f10, f6,		f6, 45(r3) f2, f6, f0, f8,		f4 f2 f6 f2			
out-of-order co	отр	1	2	<u>2</u>	3	1	4	<u>3</u>	5	<u>5</u>			
Consider exceptions						restore f2					restore f10		


Precise exceptions are difficult to implement at high speed - want to start execution of later instructions before exception checks finished on earlier instructions

March 18, 2021

## Exceptions

- Exceptions create a dependence on the value of the next PC
- Options for handling this dependence:
  - Stall
  - Bypass
  - Find something else to do
  - Change the architecture
  - Speculate!
- How can we handle rollback on mis-speculation?

• Note: earlier exceptions must override later ones




Hold exception flags in pipeline until commit point (M stage)

- •If exception at commit:
  - update Cause/EPC registers
  - kill all stages
  - fetch at handler PC

Inject external interrupts at commit point


March 18, 2021

## Phases of Instruction Execution



March 18, 2021


## In-Order Commit for Precise Exceptions



- Instructions fetched and decoded into instruction reorder buffer in-order
- Execution is out-of-order (  $\Rightarrow$  out-of-order completion)
- Commit (write-back to architectural state, i.e., regfile & memory) is in-order

Temporary storage needed to hold results before commit (shadow registers and store buffers)

## **Extensions for Precise Exceptions**




#### Reorder buffer

- add <pd, dest, data, cause> fields in the instruction template
- commit instructions to reg file and memory in program order ⇒ buffers can be maintained circularly
- on exception, clear reorder buffer by resetting ptr<sub>1</sub>=ptr<sub>2</sub> (stores must wait for commit before updating memory)


March 18, 2021

## **Rollback and Renaming**



Register file does not contain renaming tags any more. How does the decode stage find the tag of a source register?

## **Renaming Table**



Renaming table is a cache to speed up register name lookup. It needs to be cleared after each exception taken. When else are valid bits cleared?

March 18, 2021

## **Physical Register Files**


- Reorder buffers are space inefficient a data value may be stored in multiple places in the reorder buffer
- Idea: Keep all data values in a physical register file
  - Tag represents the name of the data value and name of the physical register that holds it
  - Reorder buffer contains only tags

Thus, 64-bit data values may be replaced by 8-bit tags for a 256-element physical register file

#### More on this in later lectures ...

March 18, 2021

## **Branch Penalty**



March 18, 2021