# Computer System Architecture <br> 6.823 Quiz \#2 April 5th, 2019 

## Name:

$\qquad$

## This is a closed book, closed notes exam. 80 Minutes <br> 16 Pages (+2 Scratch)

Notes:

- Not all questions are of equal difficulty, so look over the entire exam and budget your time carefully.
- Please carefully state any assumptions you make.
- Show your work to receive full credit.
- Please write your name on every page in the quiz.
- You must not discuss a quiz's contents with other students who have not yet taken the quiz.
- Pages 17 and 18 are scratch pages. Use them if you need more space to answer one of the questions, or for rough work.

| Part A | $\square$ | 28 Points |
| :--- | :--- | :--- |
| Part B | $\square$ | 30 Points |
| Part C | $\square$ | 20 Points |
| Part D | $\square$ | 22 Points |

## Part A: Branch Prediction (28 points)

Consider a processor with the following pipeline stages:

| A | Address (PC) generation |
| :---: | :---: |
| F1 | Instruction Fetch Stage 1 |
| F2 | Instruction Fetch Stage 2 |
| F3 | Instruction Fetch Stage 3 |
| B | Branch Address Calculation / Begin Decode |
| D | Complete Decode |
| J | Steer Instructions to Functional Units |
| R | Register File Read |
| E | Execute |
| $\bullet$ | Remainder of execution pipeline |

The processor has the following characteristics:

- The A (Address generation) stage fetches the instruction at address $\mathrm{PC}+4$.
- The branch target address is known at the end of the B stage.
- The branch condition is known at the end of $R$ stage. If the branch was mispredicted, the processor squashes all previous instructions in stages A to J.

To analyze the performance of this processor, we will use the following program:

```
int count = 0;
for(int i = 0; i <= 1000000; i++)
{
    if(A[i] == 0) //Branch B1
    {
        count++;
    }
    if(B[i] == 0) //Branch B2
    {
        count--;
    }
} //Branch LP
```

The assembly code for this program is as follows. Assume that registers R4 and R5 hold the base addresses of arrays A and B, respectively, and that $R 6$ holds the value of count.

```
Address
0x1000
0x1004
0x1008
0x100C
0x1010
0x1014
0x1018
0x101C
0x1020
0x1024
0x1028
0x102C
\begin{tabular}{rl} 
& Instruction \\
& ANDI R1, 0 \\
BEGIN: & LW R2, 0(R4) \\
& LW R3, 0(R5) \\
B1: & BNEZ R2, B2 \\
& ADDI R6, R6, 1 \\
B2: & BNEZ R3, END \\
& SUBI R6, R6, 1 \\
END: & ADDI R4, R4, 4 \\
& ADDI R5, R5, 4 \\
& ADDI R1, R1, 1 \\
& SUBI R7, R1, 1000000 \\
LP: & BNEZ R7, BEGIN
\end{tabular}
```

For the following questions, Array A contains a repeating pattern of $[0,0,1]$, and B contains a repeating pattern of $[0,0,0,1]$ :
$\mathrm{A}=[0,0,1,0,0,1, \ldots 0,0,1]$
$\mathrm{B}=[0,0,0,1,0,0,0,1, \ldots 0,0,0,1]$

## Question 1 (6 points)

In steady state, What is the average number of cycles lost per iteration for each of the following branches?
(a) B 1
(b) B2
(c) LP

Ben Bitdiddle adds a two-level branch predictor to the B stage to improve branch prediction accuracy, as shown in the figure below.


The predictor consists of a set of local history registers indexed by lower bits of the PC (excluding the least significant 2 bits since instructions are 4B-aligned). Each local history register contains the last several outcomes of a given branch. Every time a new branch is encountered, a 1 is shifted in from the right for taken branches and 0 for non-taken branches. Each local history register value is used to index into a table of 1-bit counters. Each counter predicts taken if the given counter entry is 1 , and predicts not taken if it is 0 .

With this addition, fetches work as follows. The A stage fetches PC+4, like before. If the fetched instruction is a branch, the B stage then looks up the two-level branch predictor with the branch PC. If the predictor predicts taken, all following instructions in the pipeline in stages A to F3 are squashed, and the PC is redirected to the calculated branch address.

## Question 2 (4 points)

Ben first wants to map each branch in his code to a distinct local history registers by using the least significant bits of the PC. With the given indexing scheme, what is the smallest size of the local history registers table (i.e., the number of local history registers) required to ensure that no two branches map to the same local history register? Note the table size must be a power of two.

## Question 3 (4 points)

Ben wants to decide how many bits each local history register should have. What is the minimum number of bits required to achieve perfect prediction in steady state? Remember that $\mathrm{A}=[0,0,1,0,0,1, \ldots 0,0,1]$ and $\mathrm{B}=[0,0,0,1,0,0,0,1, \ldots 0,0,0,1]$.

## Question 4 (4 points)

Alyssa P. Hacker adds a Branch Target Buffer (BTB) to the F1 stage to further improve performance. The BTB holds a mapping of the branch PC to the target PC for branches that it predicts to be taken. Assume that, if the branch is taken, the target PC predicted by the BTB is always correct (i.e., there is no aliasing).

With this addition, fetches work as follows. As before, the A stage fetches PC +4 . The BTB is looked up in the F1 stage. Upon a hit, the BTB redirects control flow to the target PC and squashes the following instruction in the A stage. The B stage redirects control flow with the two-level predictor as explained in Question 2.

In the table below, fill in how many cycles are lost to branches for each scenario.

| BTB prediction | 2-Level Predictor <br> prediction | Taken | Not taken |
| :---: | :---: | :---: | :---: |
|  |  | Cycles lost to branches if: |  |
| Taken | Taken |  |  |
| Taken | Not Taken |  |  |
| Not Taken | Taken |  |  |
| Not Taken | Not Taken |  |  |

## Question 5 (5 points)

Assume that for the B2 branch, the BTB always hits. Using the combination of BTB and the two-level predictor we designed in Questions 2-4, how many cycles are lost, on average per loop iteration, due to the B2 branch? (Full credit will be given for a correct formula that depends on the values from your answers to questions 2-4, even if those are not correct.)

## Question 6 (5 points)

Consider the case where B now contains the repeating pattern [1, $0,0,1$, while array A stays the same. That is, the array contents are:
$\mathrm{A}=[0,0,1,0,0,1, \ldots 0,0,1]$
$\mathrm{B}=[1,0,0,1,1,0,0,1, \ldots 1,0,0,1]$
Does our two-level predictor still work as well as it did on the previous pattern? Why or why not? Explain.

## Part B: Out-of-order Execution (30 points)

This question uses the out-of-order machine described in the Quiz 2 Handout. We describe events that affect the initial state shown in the handout. Label each event with one of the actions listed in the handout. If you pick a label with a blank (__), you also have to fill in the blank using the choices (i-vii) listed below. If you pick "R. Illegal action", state why it is an illegal action. If in doubt, state your assumptions.

Example: Instruction I17 hits in the BTB and reads entry 1.
Answer: (E, ii): Satisfy a dependence on PC value by speculation using a dynamic prediction. (You can simply write E, ii)
a) Assume the value of physical register P7 is now available, which is 2004. Instruction I14 is issued, finds a matching address on instruction I15 in the load buffer, and aborts instruction I15.
b) Instruction I8 finishes execution and writes result to physical register P2.
c) Assume physical register P6 becomes available and holds a value of 0. Instruction I13 executes and finds that the branch is indeed not taken.
d) Assume all instructions up to I6 commit. I7 commits and adds physical register P9 to the free list.
e) Assume instruction I13 is a mispredicted branch. Upon detecting the misprediction, the rename table is restored to a previous snapshot.
f) Assume instruction 18 finishes execution and the value of P 2 becomes available. Instruction I9 is issued and reads physical registers P1 and P2.
g) Assume instruction I16 is decoded and found to be a branch. The branch is predicted taken, and the global history register is updated from 10011010 to 00110101 (shift in a 1 from the right).
h) Assume instruction I16 writes to register R4. I16 is dispatched, grabs a new physical register P11 from the free list, and updates the rename table entry of R4 to P11.
i) Assume the value of physical register P2 becomes available. I9 issues, finishes execution, and frees physical register P1.
j) Assume entry 1 of the BTB becomes invalid. Instruction I18 is fetched from address $0 \times 3 c$.

## Part C: Out-Of-Order Processor Design (20 points)

You are given an out-of-order processor with unlimited decode, issue, commit bandwidth. The processor's ISA has 16 architectural registers. To achieve an efficient design, you are asked to calculate the average occupancy of various structures for different implementation alternatives. We will use the following code:

```
while(true) {
    i = i + 1
    B[i] = A[i]
    sum += A[i] * 2
}
```

The loop can be unrolled (thus eliminating branches) and translated into the following instruction sequence, with six instructions per iteration:

| I0 | addi | $r 1, r 1, \# 4$ |
| :--- | :--- | :--- |
| I1 | addi | r2, r2, \#4 |
| I2 | lw | r3, 0(r1) |
| I3 | sw | r3, 0(r2) |
| I4 | muli | $r 3, r 3, \# 2$ |
| I5 | add | r4, r4, r3 |
| I6 | addi | $r 1, r 1, \# 4$ |
| I7 | addi | $r 2, r 2, \# 4$ |
| I8 | lw | $r 3,0(r 1)$ |
| I9 | sw | $r 3,0(r 2)$ |
| I10 | muli | $r 3, r 3, \# 2$ |
| I11 | add | $r 4, r 4, r 3$ |
|  |  | $\vdots$ |

Below are two different diagrams that show the cycles at which instructions are decoded, issued, and committed in steady state (use the one you find more convenient). First, the following table shows these cycles for the instructions in the Nth loop iteration:

| Instruction Number | Opcode | Decode | Issue | Commit |
| :---: | :---: | :---: | :---: | :---: |
| 6 N | addi | 2 N | $2 \mathrm{~N}+1$ | $2 \mathrm{~N}+6$ |
| $6 \mathrm{~N}+1$ | addi | 2 N | $2 \mathrm{~N}+1$ | $2 \mathrm{~N}+6$ |
| $6 \mathrm{~N}+2$ | lw | 2 N | $2 \mathrm{~N}+3$ | $2 \mathrm{~N}+6$ |
| $6 \mathrm{~N}+3$ | sw | $2 \mathrm{~N}+1$ | $2 \mathrm{~N}+5$ | $2 \mathrm{~N}+6$ |
| $6 \mathrm{~N}+4$ | muli | $2 \mathrm{~N}+1$ | $2 \mathrm{~N}+4$ | $2 \mathrm{~N}+7$ |
| $6 \mathrm{~N}+5$ | add | $2 \mathrm{~N}+1$ | $2 \mathrm{~N}+5$ | $2 \mathrm{~N}+7$ |

For example, instruction I8 (lw) is decoded at cycle 2 , issued at cycle 5 , and committed at cycle 8.

Second, the waterfall diagram below describes how the instructions are scheduled in steady state.

| Time: | 2N | $2 \mathrm{~N}+1$ | $2 \mathrm{~N}+2$ | $2 \mathrm{~N}+3$ | $2 \mathrm{~N}+4$ | $2 \mathrm{~N}+5$ | $2 \mathrm{~N}+6$ | $2 \mathrm{~N}+7$ | $2 \mathrm{~N}+8$ | $2 \mathrm{~N}+9$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| I6N (addi) | D | I |  |  |  |  | C |  |  |  |
| I6N+1 (addi) | D | I |  |  |  |  | C |  |  |  |
| I6N+2 (lw) | D |  |  | I |  |  | C |  |  |  |
| I6N+3 (sw) |  | D |  |  |  | I | C |  |  |  |
| I6N+4 (muli) |  | D |  |  | I |  |  | C |  |  |
| I6N+5 (add) |  | D |  |  |  | I |  | C |  |  |

Hint: To answer these questions, you do not need to derive the instruction scheduling for more iterations.

## Question 1 (5 points)

Assume that we have an data-in-ROB design that works as follows:

- At decode stage: an instruction is decoded and written to the ROB. The instruction grabs an ROB entry at the beginning of the cycle.
- At issue stage: the instruction enters the execution pipeline.
- At commit stage: the instruction leaves the ROB at the end of the cycle.

On average, how many ROB entries are used in steady state?

## Question 2 (5 points)

To simplify the ROB implementation, we introduce a separate, smaller issue queue that holds instructions waiting to be issued:

- At decode stage: an instruction is decoded. The instruction grabs an ROB entry as well as an entry in the issue queue at the beginning of the cycle.
- At issue stage: the instruction leaves the issue queue at the end of the cycle.
- At commit stage: the instruction leaves the ROB at the end of the cycle.

On average, how many issue queue entries are used in steady state?

## Question 3 (5 points)

We change our ROB from the data-in-ROB design to having a unified physical register file that holds both speculative and non-speculative register values. We use an ISA that has $\mathbf{1 6}$ architectural registers. Instructions interact with the unified register file as follows:

- At decode stage: an instruction is decoded. At the beginning of the cycle, the instruction grabs an ROB entry and also grabs a free physical register from the free list.
- At issue stage: the instruction is issued.
- At commit stage: the instruction leaves the ROB and releases the previously mapped physical register at the end of the commit stage.

In steady state, how many physical registers are in use on average?

## Question 4 (5 points)

We design our processor to have a unified load-store buffer that holds both pending loads and stores. Assume that on average stores occupy the buffer for 5 cycles, and loads occupy the buffer for 3 cycles. In steady state, how many load-store buffer entries are in use on average?

## Part D: Multithreading (22 points)

In this part, we will investigate the tradeoffs between different fetch policies for a processor that supports simultaneous multithreading (SMT).

Ben Bitdiddle is given a superscalar, out-of-order processor with support for SMT that has a 20-entry ROB. Ben wishes to run 2 threads T 1 and T 2 on this machine while maximizing the machine's aggregate throughput, measured in terms of committed instructions per cycle (IPC). To aid his decision, he first runs each thread in isolation on the machine to see the relationship between the number of instructions in flight and the throughput.

Ben finds that each thread's throughput can be analytically expressed as follows, where $\mathrm{N}_{\mathrm{i}}$ is the number of instructions in flight for thread $\mathrm{T}_{\mathrm{i}}$ :

Throughput $_{T 1}=0.1 \times N_{1}$
Throughput $_{T 2}=0.8 \times \sqrt{N_{2}}$
$N_{1}+N_{2}=20$
In the questions below, assume that the only resource both threads contend on is the ROB, and that both threads always have instructions ready to be issued into the ROB. Thus, the aggregate throughput of the machine depends only on how the threads share ROB entries.

For your convenience, we provide plots that visualize the throughput profiles:



We also provide a table of each thread's throughput for different numbers of instructions in flight:

| $\mathbf{N}_{\mathbf{1}}$ | Throughput $\mathbf{T 1}_{\mathbf{1}}$ | $\mathbf{N}_{\mathbf{2}}$ | Throughput $_{\mathbf{2} \mathbf{2}}$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 1 | 0.1 | 1 | 0.8 |
| 2 | 0.2 | 2 | 1.13 |
| 3 | 0.3 | 3 | 1.39 |
| 4 | 0.4 | 4 | 1.6 |
| 5 | 0.5 | 5 | 1.79 |
| 6 | 0.6 | 6 | 1.96 |
| 7 | 0.7 | 7 | 2.12 |
| 8 | 0.8 | 8 | 2.26 |
| 9 | 0.9 | 9 | 2.4 |
| 10 | 1 | 10 | 2.53 |
| 11 | 1.1 | 11 | 2.65 |
| 12 | 1.2 | 12 | 2.77 |
| 13 | 1.3 | 13 | 2.88 |
| 14 | 1.4 | 14 | 2.99 |
| 15 | 1.5 | 15 | 3.09 |
| 16 | 1.6 | 16 | 3.2 |
| 17 | 1.7 | 17 | 3.29 |
| 18 | 1.8 | 18 | 3.39 |
| 19 | 1.9 | 19 | 3.49 |
| 20 | 2 | 20 | 3.58 |

Page 13 of 18

## Question 1 (8 points)

Ben's initial instinct is to use a round-robin policy. The round-robin policy alternates which thread to fetch instructions from at every cycle.
a) Which thread would have more instructions in flight with the round-robin policy? Explain. (4 points)
b) Calculate the machine's aggregate throughput with the round-robin policy. (4 points)

## Question 2 (8 points)

Alyssa proposes to use the ICOUNT policy. Recall that ICOUNT issues instructions into the ROB from the thread with the fewest instructions in flight.
a) Calculate the machine's aggregate throughput with the ICOUNT policy. (4 points)
b) Fill in the table below to indicate how the number of instructions in flight for each thread and the aggregate throughput change with the ICOUNT policy compared to round-robin. For each row, place a check mark on the increase or decrease column. (4 points)

|  | Increase | Decrease |
| :---: | :---: | :---: |
| Number of Inst. in flight for T1 |  |  |
| Number of Inst. in flight for T2 |  |  |
| Aggregate throughput |  |  |

## Question 3 (6 points)

Do either round-robin or ICOUNT maximize the machine's aggregate throughput? If so, explain why this is. If not, how should the machine allocate ROB entries among threads to achieve maximum throughput? Describe the general strategy, then calculate the maximum aggregate throughput with the new allocation policy.

Maximum Aggregate Throughput:

## Scratch Space

Use these extra pages if you run out of space or for your own personal notes. We will not grade this unless you tell us explicitly in the earlier pages.

Page 18 of 18

