Tuesday |
Thursday |
Friday |
Feb 16 - L01
Introduction
Take Self-Assessment Test!
|
Feb 18 - L02
Hardwired, Single-cycle ISA Implementation
|
Feb 19 - Tutorial Session
Self-Assessment Test DUE
|
Feb 23 - L03
Cache Organization
|
Feb 25 - L04
Memory Management: From Absolute Addresses to Demand Paging
|
Feb 26 - Tutorial Session
Lab 0 DUE
|
Mar 2 - L05
Modern Virtual Memory
|
Mar 4 - L06
Instruction Pipelining and Hazards
|
Mar 5 - Tutorial Session
|
Mar 9 - No lecture*
|
Mar 11 - L07
Instruction Pipelining: Hazard Resolution and Timing Constraints
|
Mar 12 - Tutorial Session
Lab 1 DUE
|
Mar 16 - L08
Complex Pipelining: Superscalar and Scoreboarding
|
Mar 18 - L09
Out of Order Execution and Register Renaming
|
Mar 19 - Quiz 1
Up to L07
|
Mar 23 - Holiday
|
Mar 25 - L10
Branch Prediction
|
Mar 26 - Tutorial Session
|
Mar 30 - L11
Speculative Execution and Recovery
|
Apr 1 - L12
Advanced Memory Operations
|
Apr 2 - Tutorial Session
Lab 2 DUE
|
Apr 6 - L13
Cache Coherence (I)
|
Apr 8 - L14
Cache Coherence (II)
|
Apr 9 - Quiz 2
Up to L12
|
Apr 13 - L15
Memory Consistency Models
|
Apr 15 - L16
On-chip Networking (I)
|
Apr 16 - Tutorial Session
|
Apr 20 - Holiday
|
Apr 22 - L17
On-chip Networking (II)
|
Apr 23 - Tutorial Session
Lab 3 DUE
|
Apr 27 - L18
Multithreading
|
Apr 29 - L19
VLIW
|
Apr 30 - Quiz 3
Up to L17
|
May 4 - L20
SIMD and Vector Processors
|
May 6 - L21
GPU Architectures
|
May 7 - Holiday
|
May 11 - L22
Transactional Memory
|
May 13 - L23
Security and Virtualization
|
May 14 - Tutorial Session
Lab 4 DUE
|
May 18 - L24
Future Trends
|
May 20 - Quiz 4
(In class) Up to L23
|
|
* - Tuesday Mar 9th follows a Monday schedule due to Mar 8th being a student holiday.