6.5930/1 Hardware Architectures for Deep Learning

Kernel Computation -Impact of Memory Hierarchy

February 21, 2024

Joel Emer and Vivienne Sze

Massachusetts Institute of Technology Electrical Engineering & Computer Science

l'Iliī

Goals of Today's Lecture

- Understand impact of memory hierarchy
 - Overview of caches
 - Structuring algorithms to work well in caches using tiling
 - Storage technologies

Readings for this Week

- Efficient Processing of Deep Neural Networks
 - Chapter 4 of <u>https://doi.org/10.1007/978-3-031-01766-7</u>

Simple Pipelined µArchitecture



What are consequences of putting large memory (e.g., megabytes) directly in pipeline?

February 21, 2024

Pipelined µArchitecture with Caches



Instruction cache (I\$) and data cache (D\$) hold memory data for reuse in small energy efficient buffer

February 21, 2024

PliT

Direct Mapped Cache



Cache Operation



Treatment of Writes

- Cache hit:
 - write through: write both cache & memory
 - generally higher traffic but simplifies cache in processor pipeline
 - write back: write cache only
 (memory is written only when the entry is evicted)
 - a dirty bit per block can further reduce the traffic
- Cache miss:
 - no write allocate: only write to main memory
 - write allocate (aka fetch on write): fetch into cache
- Common combinations:
 - write through and no write allocate
 - write back with write allocate

Cache Locality

Caches **implicitly** try to optimize data movement by trying to exploit two common properties of memory references:

- Spatial Locality: If a location is referenced it is likely that locations near it will be referenced in the near future.
 - Exploited by having block size larger than a word, which also amortizes fill overheads by getting more bytes with one access
- Temporal Locality: If a location is referenced it is likely to be referenced again in the near future.
 - Exploited by holding blocks for future access

Fully Connected (FC) Computation



February 21, 2024

Impact of spatial locality

- Typical in-pipeline cache size
 - 64K bytes => 16K FP32 words
 - 64 byte blocks => 16 FP32 words/block

Hit rate of long sequential reference streams due to spatial locality?

FC – Data Reference Pattern m=0 2 3 1 Input activation locality... $\begin{array}{l} \mathsf{I}[\mathsf{C}_0 \; \mathsf{H}_0 \; \mathsf{W}_0] \\ \mathsf{I}[\mathsf{C}_0 \; \mathsf{H}_0 \; \mathsf{W}_1] \ldots \end{array}$ Spatial? **CHW** Temporal? F[M₀ -----] F[M₁ -----] Weight locality... Spatial? F[M₂ -----] M*CHW Temporal? F[M₃-----] F[M₄ -----] Not drawn to scale 1411 February 21, 2024 Sze and Emer

FC – Data Reference Pattern

Tensor: f_MCHW	[M, CH	IW]							
		Rank:	CHW						
		0	2	3	4	5	6	7	
Rank: M	0	94	7	2	4	5	4	З	
	1	2 7	3	9	8	4	3	3	
	2	2 5	8	7	9	2	5	7	
	3	7 2	2	1	7	6	2	3	
Tenso	Tensor: i_CHW[CHW]								
Rank	: CHW								
0	1 2	3	1 5	6	7				
3 4	1 7	5 1	6	2	5				
	Tensor: unknown[M]								
	Ran	к: М							
	0	1 :	2 3						
	0	0 0	0						

February 21, 2024

Amount of temporal locality

- Typical in-pipeline cache size
 - 64K bytes => 16K FP32 words
 - 64 byte blocks => 16 FP32 words/block
- Typical layer size:

– H, W = 256 C = 128

Size of input activations?

What does this imply for Input activation temporary locality?

Computational Intensity

Computational Intensity = $\frac{MACS}{Data Words}$

 $O_m = I_{chw} \times F_{m,chw}$

Number MACS:

February 21, 2024

Computational Intensity – Ideal FC

Computational Intensity = $\frac{MACS}{Data Words}$ $O_m = I_{chw} \times F_{m,chw}$ Number MACS: M*C*H*W Filter weight accesses: Input activation accesses:

Output activation accesses:

Computational Intensity =

If in one cycle a processor can deliver one word from memory and perform one MAC how well will the machine perform running this code?

February 21, 2024

Computational Intensity – Naïve FC



Computational Intensity =

February 21, 2024

Einsum for strip mined FC

$$O_m = I_{chw} \times F_{m,chw}$$



$$O_m = I_{chw1,chw0} \times F_{m,chw1,chw0}$$

Fully Connected – Strip Mined

```
for m in [0, M):
    for chw in [0, C*H*W):
        o[m] += i[chw] * f[CHW*m + chw]
```



February 21, 2024

FC - Strip Mined Data Reference Pattern Cache Hits? $I[C_0 H_0 W_0]$ $I[C_0 H_0 W_1]$ **CHW** F[M₀ -----] F[M₁ -----] F[M₂ -----] M*CHW F[M₃ -----] F[M₄ -----] Untiled Tiled Not drawn to scale 1411 February 21, 2024 Sze and Emer

Computational Intensity – Strip Mined



Number MACS:M*C*H*WFilter weight accesses:Input activation accesses:Output activation accesses

Computational Intensity =

February 21, 2024

Matrix-Vector Multiply – Strip Mined



February 21, 2024

Associative Cache



L06-23

February 21, 2024

Cache Miss Pipeline Diagram



L06-24

Avoiding Cache Miss Stalls

- Reorganize code so loads are far ahead of use
 - Requires huge amount of unrolling
 - Consumes lots of registers
- Add 'prefetch' instructions that just load cache
 Consumes instruction issue slots
- Add hardware that automatically loads cache

Hardware Data Prefetching

• Prefetch-on-miss:

-Prefetch b + 1 upon miss on b

• One Block Lookahead (OBL) scheme

- Initiate prefetch for block b + 1 when block b is accessed
- Can extend to N block lookahead

• Strided prefetch

- If observe sequence of accesses to block b, b+N, b+2N, then prefetch b+3N etc.

Example: IBM Power 5 [2003] supports eight independent streams of strided prefetch per processor, prefetching 12 lines ahead of current access

February 21, 2024

Multi-level Caches

- A memory cannot be large and fast
- Add level of cache to reduce miss penalty
 - Each level can have longer latency than level above
 - So, increase sizes of cache at each level



Metrics:

Local miss rate = misses in cache/ accesses to cache

Global miss rate = misses in cache / CPU memory accesses

Misses per instruction = misses in cache / number of instructions

Contemporary CPU Cache Hierarchy



February 21, 2024

l'IIiT

FC Layer – Multichannel



February 21, 2024





FC Einsum Notation

$$O_{n,m} = F_{m,chw} \times I_{n,chw}$$











• After flattening, having a batch size of N turns the matrix-vector operation into a matrix-matrix multiply

How much temporal locality for naïve implementation? None

Matrix-Matrix Multiply



February 21, 2024

Matrix-Matrix Multiply Tiled





Matrix multiply tiled to fit in cache and computation ordered to maximize reuse of data in cache



Matrix multiply tiled to fit in cache and computation ordered to maximize reuse of data in cache



Matrix multiply tiled to fit in cache and computation ordered to maximize reuse of data in cache

*Dotted line means partial result



Matrix multiply tiled to fit in cache and computation ordered to maximize reuse of data in cache

Einsum for tiled FC

$$O_m = I_{n,chw} \times F_{m,chw}$$

$$I_{n,chw} \rightarrow I_{n1,chw1,n0,chw1}$$

$$F_{m,chw} \rightarrow F_{m1,chw1,m0,chw0}$$

$$O_{m1,m0} = I_{n1,chw1,n0,chw0} \times F_{m1,chw1,m0,chw0}$$

February 21, 2024

- Implementation: Matrix Multiplication (GEMM)
 - CPU: OpenBLAS, Intel MKL, etc
 - GPU: cuBLAS, cuDNN, etc
- Library will note shape of the matrix multiply and select implementation optimized for that shape.
- Optimization usually involves proper tiling to storage hierarchy

Tradeoffs in Memories

February 21, 2024

Overview of Memories

Memory consist of arrays of cells that hold a value.

- Types of Memories/Storage
 - Latches/Flip Flops (Registers)
 - SRAM (Register File, Caches)
 - DRAM (Main Memory)
 - Flash (Storage)

Elements of Memory Operation

Implementations vary based on:

- How a memory cell holds a value?
- How is a value obtained from a memory cell?
- How is a value set in a memory cell?
- How is array constructed out of individual cells?
- Results in tradeoffs between cost, density, speed, energy and power consumption

Latches/Flip Flops D-flip flop Fast and low latency • Located with logic ٠ CLK Image source: 6.111 D Example from CPU pipeline I\$ PC IR GPR D\$ 1411 February 21, 2024

L06-48

Latches/Flip Flops (< 0.5 kB)

- Fast and low latency
- Located with logic
- Not very dense
 - 10+ transistors per bit
 - Usually use for arrays smaller than 0.5kB





Latches/Flip Flops (< 0.5 kB)



L06-50

February 21, 2024

SRAM

- Higher density than register
 - Usually, 6 transistors per bit-cell
- Less robust and slower than latches/flip-flop



Bit cell size 0.75um² in 14nm

IC wafer



SRAM (kB – MB)



February 21, 2024

SRAM



SRAM Power Dominated by Bit Line

Measured SRAM Power Breakdown Bit-lines (BL)

22%
 Word-line (WL)
 Sensing Ntwk.
 Other
 @V_{DD}=0.6V
 Image Source: Mahmut Sinangil
 Larger array > Longer bit-lines
 + Higher capacitance > Higher power

February 21, 2024

DRAM

WL Higher density than SRAM - 1 transistor per bit-cell M1- Needs periodic refresh • Special device process $C_{BL=}$ Bit line Contact to bit line Transistor gate Cell plate poly Si Deep Capacitor insulator Refilling Poly Si trench Drain and source Charge leakage Storage node poly Si of the transitor Si substrate 2nd field oxide Si-substrate

February 21, 2024

Phi

BL

 C_S

DRAM (GB)

- Higher density than SRAM
 - 1 transistor per bit-cell
 - Needs periodic refresh
- Special device process
 - Usually off-chip (except eDRAM which is pricey!)
 - Off-chip interconnect has much higher capacitance



February 21, 2024

Flash (100GB to TB)

- More dense than DRAM
- Non-volatile
 - Needs high powered write (change V_{TH} of transistor)



Sze and Emer

February 21, 2024

Flash Memory



Memory Tradeoffs



Summary

- Reduce main memory access with caches
 - Main memory (i.e., DRAM) is slow and has high energy consumption
 - Exploits spatial and temporal locality
- Tiling to reduce cache misses
 - Possible since processing order does not affect result (MACs are commutative)
 - Add levels to loop nest to improve temporal locality
 - Size of tile depends on cache size and cache associativity
- Tradeoffs in storage technology
 - Various tradeoffs in cost, speed, energy, capacity...
 - Different technologies appropriate at different spots in the design

Next Lecture: Vectorization

Thank you!

February 21, 2024