
Power	Lab 2 ASIC Implementation Results		
	$\left(\begin{array}{c} 15000 \\ 14000 \\ 13000 \\ 12000 \\ 10000 \\ 10000 \\ 0 \\ 0 \\ 0 \\ 0 \\ 0 $		
6.884 - Spring 2005 3/7/05 L11 - Power 1	6.884 - Spring 2005 3/7/05 L11 - Power 2		


Standard Projects


- Two basic design projects
 - Processor variants (based on lab1&2 testrigs)
 - Non-blocking caches and memory system
 - Possible project ideas on web site
- Must hand in proposal before quiz on March 18th, including:
 - Team members (2 or 3 per team)
 - Description of project, including the architecture exploration you will attempt

Non-Standard Projects

- Must hand in proposal early by class on March 14th, describing:
 - Team members (2 or 3)
 - The chip you want to design
 - The existing reference code you will use to build a test rig, and the test strategy you will use
 - The architectural exploration you will attempt








VGVG

Via

Power Grid. Interconnected vertical and horizontal power bars. Common on most highperformance designs. Often well over half of total metal on upper thicker layers used for VDD/GND.


Dedicated VDD/GND planes. Very expensive. Only used on Alpha 21264. Simplified circuit analysis. Dropped on subsequent Alphas.




Primary Components:

- □ Capacitor charging, energy is 1/2 CV² per transition the dominant source of power dissipation today
- □ Short-circuit current, PMOS & NMOS both on during transition
 - kept to <10% of capacitor charging current by making edges fast</p>
- □ Subthreshold leakage, transistors don't turn off completely approaching 10-40% of active power in <180nm technologies</p>
- Diode leakage from parasitic source and drain diodes usually negligible
- □ Gate leakage from electrons tunneling across gate oxide
 - was negligible, increasing due to very thin gate oxides

G






Reducing Switched Capacitance

Reduce switched capacitance C

- Careful transistor sizing (small transistors off critical path)
- Tighter layout (good floorplanning)
- Segmented structures (avoid switching long nets)



Reducing Frequency

Doesn't save energy, just reduces rate at which it is consumed (lower power, but must run longer)

- Get some saving in battery life from reduction in rate of discharge

Reducing Supply Voltage

Quadratic savings in energy per transition (1/2 $CV_{DD}^{2)}$

- Circuit speed is reduced
- Must lower clock frequency to maintain correctness

$\textbf{T}_{d} = \frac{\textbf{C}\textbf{V}_{\text{\tiny DD}}}{\textbf{k}(\textbf{V}_{\text{\tiny DD}} - \textbf{V}_{\text{\tiny HL}})^{\textbf{a}}}$ a = 1 - 2Eneray 0.8 0.6 Energy Delay Delay rises sharply as supply voltage approaches 0.4 threshold voltages 0.2 Delay 0.0 L 1.0 6.6 24 3.8 5.2 supply voltage [Horowitz] 3/7/05 6.884 - Spring 2005 L11 - Power 17

Parallel Architectures Reduce Energy at Constant Throughput

- 8-bit adder/comparator
 40MHz at 5V, area = 530 kµ²
 Base power Pref
- Two parallel interleaved adder/compare units 20MHz at 2.9V, area = 1,800 kµ² (3.4x) Power = 0.36 Pref
- One pipelined adder/compare unit 40MHz at 2.9V, area = 690 kµ² (1.3x) Power = 0.39 Pref
- Pipelined and parallel
 20MHz at 2.0V, area = 1,961 kµ² (3.7x)
 Power = 0.2 Pref

Chandrakasan et. al. "Low-Power CMOS Digital Design", IEEE JSSC 27(4), April 1992


Voltage Scaling for Reduced Energy

- Reducing supply voltage by 0.5 improves energy per transition by ~0.25
- Performance is reduced need to use slower clock
- Can regain performance with parallel architecture
- Alternatively, can trade surplus performance for lower energy by reducing supply voltage until "just enough" performance

Dynamic Voltage Scaling



"Just Enough" Performance




□ Save energy by reducing frequency and voltage to minimum necessary

Voltage Scaling on Transmeta Crusoe TM5400


Frequency (MHz)	Relative Performance (%)	Voltage (V)	Relative Energy (%)	Relative Power (%)
700	100.0	1.65	100.0	100.0
600	85.7	1.60	94.0	80.6
500	71.4	1.50	82.6	59.0
400	57.1	1.40	72.0	41.4
300	42.9	1.25	57.4	24.6
200	28.6	1.10	44.4	12.7

Rise in Leakage Power



Leakage Power

- Under ideal scaling, want to reduce threshold voltage as fast as supply voltage
- But subthreshold leakage is an exponential function of threshold voltage and temperature



Design-Time Leakage Reduction

Use slow, low-leakage transistors off critical path

- leakage proportional to device width, so use smallest devices off critical path
- leakage drops greatly with stacked devices (acts as drain voltage divider), so use more highly stacked gates off critical path
- leakage drops with increasing channel length, so slightly increase length off critical path
- dual V_T process engineers can provide two thresholds (at extra cost) use high V_T off critical path (modern cell libraries often have multiple V_T)

6.884

Critical Path Leakage	 Run-Time Leakage Reduction Body Biasing Vt increase by reverse-biased body effect Large transition time and wakeup latency due well cap and resistance Power Gating Sleep transistor between supply and virtual supply lines Increased delay due to sleep transistor Sleep Vector Input vector which minimizes leakage Increased delay due to mux and active energy due to 		
Critical paths dominate leakage after applying design- time leakage reduction techniques Example: PowerPC 750 5% of transistor width is low Vt, but these account for >50% of total leakage Possible approach, run-time leakage reduction – switch off critical path transistors when not needed			
6.884 - Spring 2005 3/7/05 L11 - Power 25	6.884 - Spring 2005 3/7/05 L11 - Power 26		
<section-header><section-header><list-item><list-item><list-item><list-item><list-item><list-item></list-item></list-item></list-item></list-item></list-item></list-item></section-header></section-header>	Energy versus Delay Energy Image:		

