





Computer Architecture: A Constructive Approach

Sequential Circuits

Arvind
Computer Science & Artificial Intelligence Lab.
Massachusetts Institute of Technology

Revised February 21, 2012
(Slides from #16 onwards)



Combinational circuits



Such circuits have no cycles (feedback) or state

A simple synchronous state element

Edge-Triggered Flip-flop



Metastability





Data is sampled at the rising edge of the clock

February 15, 2012

<http://csg.csail.mit.edu/6.S078>

L3-3

Flip-flops with Write Enables




Data is captured only if EN is on

February 15, 2012

<http://csg.csail.mit.edu/6.S078>

L3-4


Registers



Register: A group of flip-flops with a common clock and enable


Register file: A group of registers with a common clock, input and output port(s)

Register Files



No timing issues in reading a selected register

Register Files and Ports



Ports were expensive \Rightarrow multiplex a port for read & write

February 15, 2012

<http://csg.csail.mit.edu/6.S078>

L3-7

We can build useful and compact circuits using registers

Example: Multiplication by repeated addition

February 15, 2012

<http://csg.csail.mit.edu/6.S078>


L3-8

Multiplication by repeated addition

```

b Multiplicand 1101 (13)
a Multiplier   * 1011 (11)
  -----
      1101
    + 1101
    + 0000
    + 1101
  -----
 10001111 (143)
  
```

```
mi = (a[i]==0)? 0 : b;
```



February 15, 2012

<http://csg.csail.mit.edu/6.S078>

L3-9

Combinational 32-bit multiply

```

function Bit#(64) mul32(Bit#(32) a, Bit#(32) b);
  Bit#(32) prod = 0;
  Bit#(32) tp = 0;
  for(Integer i = 0; i < 32; i = i+1)
  begin
    Bit#(32) m = (a[i]==0)? 0 : b;
    Bit#(33) sum = add32(m,tp,0);
    prod[i] = sum[0];
    tp = truncateLSB(sum);
  end
  return {tp,prod};
endfunction
  
```

February 15, 2012

<http://csg.csail.mit.edu/6.S078>

L3-10

Design issues with combinational multiply

- ◆ Lot of hardware
 - 32-bit multiply uses 31 addN circuits
- ◆ Long chains of gates
 - 32-bit ripple carry adder has a 31 long chain of gates
 - 32-bit multiply has 31 ripple carry adders in sequence!

The speed of a combinational circuit is determined by its longest input-to-output path

February 15, 2012

<http://csg.csail.mit.edu/6.S078>

L3-11

Expressing a loop using registers

```
function Bit#(64) mul32(Bit#(32) a, Bit#(32) b);
    Bit#(32) prod = 0;
    Bit#(32) tp = 0;
    for(Integer i = 0; i < 32; i = i+1)
        begin
            Bit#(32) m = (a[i]==0)? 0 : b;
            Bit#(33) sum = add32(m,tp,0);
            prod[i] = sum[0];
            tp = truncateLSB(sum);
        end
    return {tp,prod};
endfunction
```

Need registers to hold a, b, tp prod and i

Update the registers every cycle until we are done

February 15, 2012


<http://csg.csail.mit.edu/6.S078>

L3-12

Expressing a loop using registers

```

for(Integer i = 0; i < 32; i = i+1)
  begin
    let s = f(s);
  end
return s;
  
```



February 15, 2012

<http://csg.csail.mit.edu/6.S078>

L3-13

Sequential multiply

```

Reg#(Bit#(32)) a <- mkRegU();
Reg#(Bit#(32)) b <- mkRegU();
Reg#(Bit#(32)) prod <-mkRegU();
Reg#(Bit#(32)) tp <- mkRegU();
Reg#(Bit#(6)) i <- mkReg(32);
  
```

state elements

```

rule mulStep if (i < 32);
  Bit#(32) m = (a[i]==0)? 0 : b;
  Bit#(33) sum = add32(m,tp,0);
  prod[i] <= sum[0];
  tp <= sum[32:1];
  i <= i+1;
endrule
  
```

a rule to describe dynamic behavior


So that the rule won't fire until i is set to some other value

February 15, 2012

<http://csg.csail.mit.edu/6.S078>

L3-14

Dynamic selection requires a mux



February 15, 2012

<http://csg.csail.mit.edu/6.S078>

L3-15

Replacing repeated selections by shifts

```
Reg#(Bit#(32)) a <- mkRegU();
Reg#(Bit#(32)) b <- mkRegU();
Reg#(Bit#(32)) prod <-mkRegU();
Reg#(Bit#(32)) tp <- mkRegU();
Reg#(Bit#(6)) i <- mkReg(32);


rule mulStep if (i < 32);
  Bit#(32) m = (a[0]==0)? 0 : b;
  a <= a >> 1;
  Bit#(33) sum = add32(m,tp,0);
  prod <= {sum[0], (prod >> 1)[30:0]};
  tp <= sum[32:1];
  i <= i+1;
endrule
```

February 15, 2012

<http://csg.csail.mit.edu/6.S078>

L3-16

Sequential Multiply



$s1 = \text{start_en}$
 $s2 = \text{start_en} \mid \text{!done}$


February 15, 2012

<http://csg.csail.mit.edu/6.S078>

L3-17

Multiply Module

implicit conditions



```

interface Multiply;
    method Action start (Int#(32) a, Int#(32) b);
    method Int#(64) result();
endinterface
    
```

- Many different implementations can provide the same interface:


```

            module mkMultiply (Multiply)
            
```

February 15, 2012

<http://csg.csail.mit.edu/6.S078>

L3-18

Multiply Module

```

module mkMultiply32 (Multiply32);
    Reg#(Bit#(32)) a <- mkRegU();
    Reg#(Bit#(32)) b <- mkRegU();
    Reg#(Bit#(32)) prod <-mkRegU();
    Reg#(Bit#(32)) tp <- mkRegU();
    Reg#(Bit#(6)) i <- mkReg(32);

    rule mulStep if (i < 32);
        Bit#(32) m = (a[0]==0)? 0 : b;
        Bit#(33) sum = add32(m,tp,0);
        prod <= {sum[0], (prod >> 1)[30:0]};
        tp <= sum[32:1]; a <= a >> 1; i <= i+1;
    endrule

    method Action start(Bit#(32) aIn, Bit#(32) bIn)
        if (i == 32);
            a <= aIn; b <= bIn; i <= 0; tp <= 0; prod <= 0;
        endmethod
    method Bit#(64) result() if (i == 32);
        return {tp,prod};
    endmethod
endmodule
    
```

State

Internal behavior


External interface

February 15, 2012

<http://csg.csail.mit.edu/6.S078>

L3-19

Module: Method Interface




February 15, 2012

<http://csg.csail.mit.edu/6.S078>

L3-20

Polymorphic Multiply Module

implicit conditions



n could be
Int#(32),
Int#(13), ...

```
interface Multiply;
  method Action start (Int#(32)n a, Int#(32)n b);
  method Int#(64)TAdd#(n,n) result();
endinterface
```

◆ The module can easily be made polymorphic

Sequential n-bit multiply

```
module mkMultiplyN (MultiplyN);
  Reg#(Bit#(n)) a <- mkRegU();
  Reg#(Bit#(n)) b <- mkRegU();
  Reg#(Bit#(n)) prod <-mkRegU();
  Reg#(Bit#(n)) tp <- mkRegU();
  Reg#(Bit#(Add#(Tlog(n),1))) i <- mkReg(n);
  nv = valueOf(n);
  rule mulStep if (i < nv);
    Bit#(n) m = (a[0]==0)? 0 : b;
    Bit#(TAdd#(n,1)) sum = addn(m,tp,0);
    prod <= {sum[0], (prod >> 1)[(nv-2):0]};
    tp <= sum[n:1]; a <= a >> 1; i <= i+1;
  endrule
  method Action start(Bit#(n) aIn, Bit#(n) bIn) if (i == nv);
    a <= aIn; b <= bIn; i <= 0; tp <= 0; prod <= 0;
  endmethod
  method Bit#(TAdd#(n,n)) result() if (i == nv);
    return {tp,prod};
  endmethod endmodule
```