

Computer Architecture: A Constructive Approach

Bypassing


Joel Emer
Computer Science & Artificial Intelligence Lab.
Massachusetts Institute of Technology

March 19, 2012

<http://csg.csail.mit.edu/6.S078>

L12-1

Six Stage Pipeline




Writeback feeds back directly to ReadReg rather than through FIFO

March 19, 2012

<http://csg.csail.mit.edu/6.S078>

L12-2

Register Read Stage



March 19, 2012

<http://csg.csail.mit.edu/6.S078>

L12-3

Per stage architectural state

```

typedef struct {
    MemResp instResp;
} FBundle;

typedef struct {
    Rindx r_dest;
    Rindx op1;
    Rindx op2;
    ...
} DecBundle;

typedef struct {
    Bool cond;
    Addr addr;
    Data data;
} Ebundle;

No MemBundle -
data added to Ebundle

No WbBundle -
nothing added in WB

typedef struct {
    Data src1;
    Data src2;
} RegBundle;
    
```

March 19, 2012

<http://csg.csail.mit.edu/6.S078>

L12-4

Per stage micro-architectural state

```

typedef struct {
    FBundle  fInst;
    DecBundle decInst;
    RegBundle regInst;
    Inum     inum;
    Epoch    epoch;
} RegData deriving (Bits, Eq);

function RegData newRegData(DecData decData);
    RegData regData = ?;
    regData.fInst   = decData.fInst;
    regData.decInst = decData.decInst;
    regData.inum    = decData.inum;
    regData.epoch   = decData.epoch;
    return regData;
endfunction

```

Architectural state from prior stages

New architectural state for this stage

Passthrough and (optional) new micro-architectural state

Utility function

Copy architectural state from prior stages

Copy uarch state from prior stages

In "uarch_types"

March 19, 2012

<http://csg.csail.mit.edu/6.S078>

L12-5

Example of stage state use

```

rule doRegRead;
    let regData = newRegData(dr.first());
    let decInst = regData.decInst;

    case (reg_read.readRegs(decInst)) matches
        tagged Valid .rfdata:
        begin
            if ( writes_register(decInst)
                reg_read.markUnavail(decInst.r_dest);
            regData.regInst.src1 = rfdata.src1;
            regData.regInst.src2 = rfdata.src2;
            rr.enq(regData);
            dr.deq();
        end
    endcase
endrule

```

Initialize stage state

Set utility variables*

Set architectural state

Set uarch state if any

Dequeue incoming state

Enqueue outgoing state


*Don't try to update!!!

March 19, 2012


<http://csg.csail.mit.edu/6.S078>

L12-6


Waterfall diagram key



Scoreboard clear bug!



Scoreboard clear bug!




Mistreatment of what did of data dependence?

March 19, 2012

<http://csg.csail.mit.edu/6.S078>

L12-9

So don't clear scoreboard!




Looks okay, but what if R1 written in branch shadow?

March 19, 2012

<http://csg.csail.mit.edu/6.S078>

L12-10

Dead instruction deadlock!




Poison bit uarch state

- ◆ In exec:
 - instead of dropping killed instructions mark them 'poisoned'
- ◆ In subsequent stages:
 - **DO NOT** make architectural changes
 - **DO** necessary bookkeeping

Poison-bit solution

Poisoned δ frees register, but value same, ζ marks it busy.



What stage generates poison bit?

Poison-bit generation

```

rule doExecute;
  let execData = newExecData(rr.first);
  let ...;
  if (! epochChange)
  begin
    execData.execInst = exec.exec(decInst, src1, src2);
    if (execInst.cond) ...
  end
  else
  begin
    execData.poisoned = True;
  end
  xr.enq(execData);
  rr.deq();
endrule

```

Initialize stage state

Set utility variables

Set architectural state

Set uarch state

Enqueue outgoing state

Dequeue incoming state

What stages need to handle poison bit?

Poison-bit usage

```

rule doMemory;
  let memData = newMemData(xr.first);
  let ...;
  if(! poisoned && memop(decInst))
    memData.execInst.data <- mem.port(...);
  mr.eng(memData);
  xr.deq();
endrule

rule doWriteBack;
  let wbData = newWBData(mr.first);
  let ...;
  reg_read.markAvailable(rdSt);
  if (!poisoned && regwrite(decInst))
    rf.wr(rdSt, data);
  mr.deq;
endrule

```

Architectural activity if not poisoned

Unconditionally do bookkeeping


Architectural activity if not poisoned

March 19, 2012

<http://csg.csail.mit.edu/6.S078>

L12-15

Data dependence stalls




This is a data dependence. What kind?

March 19, 2012

<http://csg.csail.mit.edu/6.S078>

L12-16

Bypass




What does RegRead need to do?

March 19, 2012

<http://csg.csail.mit.edu/6.S078>

L12-17

Register Read Stage



March 19, 2012

<http://csg.csail.mit.edu/6.S078>

L12-18

Bypass Network

```
typedef struct { Rindx regnum; Data value; } BypassValue;

module mkBypass(BypassNetwork)
  Rwire#(BypassValue) bypass;

  method produceBypass(Rindx regnum, Data value);
    bypass.wset(BypassValue{regname: regnum, value:value});
  endmethod

  method Maybe#(Data) consumeBypass1(Rindx regnum);
    if (bypass matches tagged Valid .b && b.regnum == regnum)
      return tagged Valid b.value;
    else
      return tagged Invalid;
    endmethod
endmodule
```

Does bypass solve WAW hazard

March 19, 2012

<http://csg.csail.mit.edu/6.S078>

L12-19

Register Read (with bypass)

```
module mkRegRead#(RFile rf, BypassNetwork bypass)(RegRead);
  method Maybe#(Sources) readRegs(DecBundle decInst);
    let op1 = decInst.op1; let op2 = decInst.op2;
    let rfdatal = rf.rd1(op1); let rfdatal2 = rf.rd2(op2);
    let bypass1 = bypass.consumeBypass1(op1);
    let bypass2 = bypass.consumeBypass2(op2);
    let stall = isWAWhazard(scoreboard) ||
      (isBusy(op1, scoreboard) && !isJust(bypass1)) ||
      (isBusy(op2, scoreboard) && !isJust(bypass2));
    let s1 = fromMaybe(rfdatal, bypass1);
    let s2 = fromMaybe(rfdatal2, bypass2);
    if (stall) return tagged Invalid;
    else return tagged Valid Sources{src1:s1, src2:s2};
  endmethod
endmodule
```

March 19, 2012

<http://csg.csail.mit.edu/6.S078>

L12-20

Bypass generation in execute

```
rule doExecute;  
  let execData = newExecData(rr.first);  
  let ...;  
  if (! epochChange) begin  
    execData.execInst = exec.exec(decInst,src1,src2);  
    if (execInst.cond) ...  
    if (decInst.i_type == ALU )  
      bypass.generateBypass(decInst.r_dst, execInst.data);  
  end else begin  
    execData.poisoned = True;  
  end  
  xr.enq(execData);  
  rr.deq();  
endrule
```

If have data destined
for a register bypass it
back to register read


Does bypass solve all RAW delays?

March 19, 2012

<http://csg.csail.mit.edu/6.S078>

L12-21

Full bypassing




Every stage that generates register
writes can generate bypass data

March 19, 2012

<http://csg.csail.mit.edu/6.S078>

L12-22

Multi-cycle execute



Incorporating a multi-cycle operation into a stage

March 19, 2012

<http://csg.csail.mit.edu/6.S078>

L12-23

Multi-cycle function unit

```

module mkMultistage(Multistage);
    State1 m1 <- mkReg(); State2 m2 <- mkReg();

    method Action request(Operand operand);
        m1.enq(doM1(operand));
    endmethod

    rule s1;
        m2.enq(doM2(m1.first)); m1.deq();
    endrule

    method ActionValue Result response();
        return doM3(m2.first); m2.deq();
    endmethod
endmodule
    
```

Perform first stage of pipeline

Perform middle stage(s) of pipeline

Perform last stage of pipeline and return result

March 19, 2012

<http://csg.csail.mit.edu/6.S078>

L12-24

Single/Multi-cycle pipe stage

```
rule doExec;  
... initialization  
let done = False;  
if (! waiting) begin  
  if(isMulticycle(...)) begin  
    multicycle.request(...); waiting <= True;  
  end else begin  
    result = singlecycle.exec(...); done = True;  
  end  
end else begin  
  result <- multicycle.response();  
  done = True; waiting <= False;  
end  
if (done)  
  ...finish up  
endrule
```

If not busy
start multicycle
operation, or..

...perform single
cycle operation

Finish up if
have a result

If busy, wait
for response