

Computer Architecture: A Constructive Approach

Bypassing

Joel Emer


Computer Science & Artificial Intelligence Lab.
Massachusetts Institute of Technology

March 19, 2012

<http://csg.csail.mit.edu/6.S078>

L12-1

Six Stage Pipeline




Writeback feeds back directly to
ReadReg rather than through FIFO

March 19, 2012

<http://csg.csail.mit.edu/6.S078>

L12-2

Register Read Stage



March 19, 2012

<http://csg.csail.mit.edu/6.S078>

L12-3

Per stage architectural state

```
typedef struct {
    MemResp instResp;
} FBundle;

typedef struct {
    Rindx r_dest;
    Rindx op1;
    Rindx op2;
    ...
} DecBundle;

typedef struct {
    Data src1;
    Data src2;
} RegBundle;

typedef struct {
    Bool cond;
    Addr addr;
    Data data;
} Ebundle;
```

March 19, 2012

<http://csg.csail.mit.edu/6.S078>

L12-4

Per stage micro-architectural state

```

typedef struct {
    FBundle fInst;
    DecBundle decInst;
    RegBundle regInst;
    Inum inum;
    Epoch epoch;
} RegData deriving(Bits, Eq);

function RegData newRegData(DecData decData);
    RegData regData = ?;
    regData.fInst = decData.fInst;
    regData.decInst = decData.decInst;
    regData.inum = decData.inum;
    regData.epoch = decData.epoch;
    return regData;
endfunction

```

In "uarch_types"

The diagram illustrates the fields of the `RegData` struct and their relationships:

- `fInst`, `decInst`, and `regInst` are grouped together and connected to a box labeled "Architectural state from prior stages".
- `inum` and `epoch` are grouped together and connected to a box labeled "New architectural state for this stage".
- `regData` itself is connected to a box labeled "Passthrough and (optional) new micro-architectural state".
- The `newRegData` function is labeled as a "Utility function".
- The assignment of `decData.fInst` to `regData.fInst` is labeled "Copy architectural state from prior stages".
- The assignments of `decData.decInst`, `decData.inum`, and `decData.epoch` to their respective fields in `regData` are labeled "Copy uarch state from prior stages".

March 19, 2012

<http://csg.csail.mit.edu/6.S078>

L12-5

Example of stage state use

```

rule doRegRead;
    let regData = newRegData(dr.first());
    let decInst = regData.decInst;

```

The diagram illustrates the execution flow of the `doRegRead` rule:


- The first two lines initialize stage state and set utility variables.
- The `case` block handles `reg_read.readRegs` for `Valid` data.
- The `begin` block sets architectural state if there's a write to a register.
- The `if` block marks the destination register as unavailable.
- The `regData.regInst.src1` and `regData.regInst.src2` are set to `rfdata.src1` and `rfdata.src2` respectively.
- The `rr.enq` call enqueues the `regData`.
- The `dr.deq` call dequeues incoming state.
- The `end` block completes the case handling.
- The `endcase` and `endrule` blocks close the rule definition.
- A callout points to the `rr.enq` and `dr.deq` lines with the text "Enqueue outgoing state" and "Dequeue incoming state" respectively.
- A callout points to the `regData.regInst.src1` and `regData.regInst.src2` assignments with the text "Set architectural state".
- A callout points to the `rr.enq` line with the text "Set uarch state if any".
- A yellow callout at the bottom right says "*Don't try to update!!!".

March 19, 2012


<http://csg.csail.mit.edu/6.S078>

L12-6


Waterfall diagram key




Scoreboard clear bug!




Scoreboard clear bug!



So don't clear scoreboard!



Dead instruction deadlock!



Poison bit uarch state


◆ In exec:

- instead of dropping killed instructions
mark them 'poisoned'

◆ In subsequent stages:

- **DO NOT** make architectural changes
- **DO** necessary bookkeeping

Poison-bit solution



March 19, 2012

<http://csg.csail.mit.edu/6.S078>

L12-13

Poison-bit generation

```

rule doExecute;
    let execData = newExecData(rr.first);
    let ...;
    if (! epochChange)
        begin
            execData.execInst = exec.exec(decInst,src1,src2);
            if (execInst.cond) ...
        end
    else
        begin
            execData.poisoned = True;
        end
    xr.enq(execData);
    rr.deq();
endrule

```

Initialize stage state

Set utility variables

Set architectural state

Set uarch state

Enqueue outgoing state

Dequeue incoming state

What stages need to handle poison bit?

March 19, 2012

<http://csg.csail.mit.edu/6.S078>

L12-14

Poison-bit usage

```
rule doMemory;
  let memData = newMemData(xr.first);
  let ...;
  if(!poisoned && memop(decInst))
    memData.execInst.data <- mem.port(...);
  mr.enq(memData);
  xr.deq();
endrule

rule doWriteBack;
  let wbData = newWBData(mr.first);
  let ...;
  reg_read.markAvailable(rdst);
  if (!poisoned && regrewrite(decInst)
      rf.wr(rdst, data);
  mr.deq();
endrule
```

Architectural activity if not poisoned

Unconditionally do bookkeeping


Architectural activity if not poisoned

March 19, 2012

<http://csg.csail.mit.edu/6.S078>

L12-15

Data dependence stalls



This is a data dependence. What kind?

March 19, 2012

<http://csg.csail.mit.edu/6.S078>

L12-16

Bypass

RegRead → rr → Execute


What does RegRead need to do?

March 19, 2012

<http://csg.csail.mit.edu/6.S078>

L12-17

Register Read Stage



March 19, 2012

<http://csg.csail.mit.edu/6.S078>

L12-18

Bypass Network

```
typedef struct { Ridx regnum; Data value;} BypassValue;

module mkBypass(BypassNetwork)
    RWire#(BypassValue) bypass;

    method produceBypass(Ridx regnum, Data value);
        bypass.wset(BypassValue{regname: regnum, value:value});
    endmethod

    method Maybe#(Data) consumeBypass1(Ridx regnum);
        if (bypass matches tagged Valid .b && b.regnum == regnum)
            return tagged Valid b.value;
        else
            return tagged Invalid;
    endmethod
endmodule
```

Does bypass solve WAW hazard

March 19, 2012

<http://csg.csail.mit.edu/6.S078>

L12-19

Register Read (with bypass)

```
module mkRegRead#(RFile rf, BypassNetwork bypass)(RegRead);
    method Maybe#(Sources) readRegs(DecBundle decInst);
        let op1 = decInst.op1;      let op2 = decInst.op2;
        let rfdatal1 = rf.rd1(op1); let rfdatal2 = rf.rd2(op2);
        let bypass1 = bypass.consumeBypass1(op1);
        let bypass2 = bypass.consumeBypass2(op2);
        let stall = isWAWhazard(scoreboard) ||
                    (isBusy(op1,scoreboard) && !isJust(bypass1)) ||
                    (isBusy(op2,scoreboard) && !isJust(bypass2)));
        let s1 = fromMaybe(rfdatal1, bypass1);
        let s2 = fromMaybe(rfdatal2, bypass2);
        if (stall) return tagged Invalid;
        else return tagged Valid Sources{src1:s1, src2:s2};
    endmethod
endmodule
```

March 19, 2012

<http://csg.csail.mit.edu/6.S078>

L12-20

Bypass generation in execute

```
rule doExecute;
    let execData = newExecData(rr.first);
    let ...;
    if (! epochChange) begin
        execData.execInst = exec.exec(decInst,src1,src2);
        if (execInst.cond) ...
        if (decInst.i_type == ALU)
            bypass.generateBypass(decInst.r_dst, execInst.data);
    end else begin
        execData.poisoned = True;
    end
    xr.enq(execData);
    rr.deq();
endrule
```

If have data destined
for a register bypass it
back to register read


Does bypass solve all RAW delays?

March 19, 2012

<http://csg.csail.mit.edu/6.S078>

L12-21

Full bypassing




Every stage that generates register
writes can generate bypass data

March 19, 2012

<http://csg.csail.mit.edu/6.S078>

L12-22

Multi-cycle execute



Incorporating a multi-cycle operation into a stage

March 19, 2012

<http://csg.csail.mit.edu/6.S078>

L12-23

Multi-cycle function unit

```
module mkMultistage(Multistage);
    State1 m1 <- mkReg();
    State2 m2 <- mkReg();

    method Action request(Operand operand);
        m1.enq(doM1(operand));
    endmethod

    rule s1;
        m2.enq(doM2(m1.first));
        m1.deq();
    endrule

    method ActionValue Result response();
        return doM3(m2.first);
        m2.deq();
    endmethod
endmodule
```

Perform first stage of pipeline

Perform middle stage(s) of pipeline

Perform last stage of pipeline and return result

March 19, 2012

<http://csg.csail.mit.edu/6.S078>

L12-24

Single/Multi-cycle pipe stage

```
rule doExec;
  ... initialization
  let done = False;
  if (! waiting) begin
    if(isMulticycle(...)) begin
      multicycle.request(...); waiting <= True;
    end else begin
      result = singlecycle.exec(...); done = True;
    end
  end else begin
    result <- multicycle.response();
    done = True; waiting <= False;
  end
  if (done)
    ...finish up
endrule
```

If not busy
start multicycle
operation, or...

...perform single
cycle operation

If busy, wait
for response

Finish up if
have a result

March 19, 2012

<http://csg.csail.mit.edu/6.S078>

L12-25