





One-Element F	IFO
No concurrent eng / deg	
<pre>module mkFIF01 (FIF0#(t));</pre>	
Reg#(t) data <- mkReg	;
Reg#(Bool) full <- mkReg	(False);
method Action deq() if (fi	111);
full <= False;	
endmethod	
method Action enq(t x) if	
full <= True; data <= x	
endmethod	
<pre>method t first() if (full</pre>	•••••••••••••••••••••••••••••••••••••••
return data;	
endmethod	
endmodule deq an	d enq cannot be enabled together
May 9, 2012 http://csg.csai	.mit.edu/6.\$078 L23-12





One-Element Bypass FIFO
<pre>module mkFIFO1 (FIFO#(t)); EHR#(2,t) data <- mkEHRU(); EHR#(2,Bool) full <- mkEHR(False);</pre>
<pre>method Action enq(t x) if (!full.r0); full.w0(True); data.r0(x); endmethod</pre>
<pre>method Action deq() if (full.rl); full.wl(False); endmethod</pre>
<pre>method t first() if (full.r1); return data.r1; endmethod endmodule</pre>
Notice deq on empty is allowed if enq is being done concurrently May 9, 2012 http://csg.csail.mit.edu/6.5078 L23-14

















Fot	ch rules
rule d	loFetch1 (fr notFull);
iCac	<pre>che.req(TypeMemReq{op:Ld, addr:pc.r1, data:?});</pre>
let	<pre>ppc = bpred.prediction(pc.r1);</pre>
fr.e	enq(TypeFecth2Fetch{pc:pc.r1, ppc:ppc,
	<pre>epoch:epoch.r1});</pre>
pc.w	v1(ppc);
endrul	e
rule d	loFetch2 (fr.notEmpty && ir.notFull);
	<pre>frpc = fr.first.pc;</pre>
	frppc = fr.first.ppc;
	frepoch = fr.first.epoch;
let	<pre>inst = iCache.resp; iCache.respDeq;</pre>
ir.e	enq(TypeFetch2Decode{pc:frpc, ppc:frppc,
	<pre>epoch:frepoch, inst:inst});</pre>
fr.d	· · · · · · · · · · · · · · · · · · ·
endrul	
/lay 9, 2012	http://csg.csail.mit.edu/6.S078

