





	gle-C ^v	ycle Imple	ementa	ation
modul	e mkProc	(Proc);		
Reg	#(Addr)	pc <- mkRegU;		
RFi	le	rf <- mkRFile		
IMe	mory	iMem <- mkIMe	mory;	instantiate the state
DMe	mory	dMem <- mkDMei	mory;	
rul	e doProc	;		
		= iMem.req(pc)		
1	et dInst	= decode(inst);	
1	et rVall	= rf.rd1(dIns	t.rSrc1);	
1	et rVal2	= rf.rd2(dIns	t.rSrc2);	
1	et eInst	= exec(dInst,	rVall, rV	al2, pc);
	update ri	f, pc and dMem		produces values needed to update the
October 2, 2013		http://csg.csail.mit	.edu/6.S195	processor state L10-4


Execute	Function
function ExecIns ExecInst eInst	t exec(DecodedInst dInst, Data rVal1, Data rVal2, Addr pc);
	= dinst.iType;
let aluVal2 let aluRes eInst.data	<pre>= fromMaybe(rVal2, dInst.imm); = alu(rVal1, aluVal2, dInst.aluFunc); = dInst.iType==St? rVal2 : (dInst.iType==J dInst.iType==Jr)? (pc+4) : aluRes;</pre>
let brTaken eInst.brTaken let brAddr	<pre>= aluBr(rVal1, rVal2, dInst.brFunc); = brTaken; = brAddrCalc(pc, rVal1, dInst.iType,</pre>
eInst.addr eInst.dst return eInst;	<pre>= (dInst.iType==Ld dInst.iType==St)?</pre>
October 2, 2013	http://csg.csail.mit.edu/6.S195 L10-5

























vo-Cyc	le SMIPS	
ule mkProc	(Proc);	
eg#(Addr)	pc <- mkRegU;	
File	rf <- mkRFile;	
Memory	iMem <- mkIMemory;	
Memory	dMem <- mkDMemory;	
eg#(Data)	<pre>f2d <- mkRegU;</pre>	
eg#(State)	<pre>state <- mkReg(Fetch);</pre>	
ule doFetc	h (state == Fetch);	
let ins	t = iMem.req(pc);	
f2d <=	inst;	
state <	= Execute;	
ndrule		
	<pre>ule mkProc eg#(Addr) File Memory Memory eg#(Data) eg#(State) ule doFetc let ins f2d <= state <</pre>	<pre>vo-Cycle SMIPS ule mkProc(Proc); eg#(Addr) pc <- mkRegU; File rf <- mkRFile; Memory iMem <- mkIMemory; Memory dMem <- mkDMemory; eg#(Data) f2d <- mkRegU; eg#(State) state <- mkReg(Fetch); ule doFetch (state == Fetch); let inst = iMem.req(pc); f2d <= inst; state <= Execute; mdrule</pre>


















Pipelining	1 WO C		_
singlerule			
<pre>rule doPipeline ;</pre>			
let newInst = iM	lem.req(pc));	fetch
<pre>let newPpc = nex</pre>	xtAddr(pc)	; let newPc = ppc	;
<pre>let newIr=Valid</pre>	(Fetch2Deco	ode{pc:newPc,ppc:	newPpc,
		inst:newlinst	});
<pre>if(isValid(ir))</pre>	begin		execute
<pre>let x = validVa</pre>	alue(ir); :	<pre>let irpc = x.pc;</pre>	execute
<pre>let ppc = x.ppc</pre>	; let inst	t = x.inst;	
let dInst = dec	code(inst),	;	
register fe			
1 1 1 1 1 1 1 1 1		rVall, rVal2, irp	c, ppc);
memory opera			
rf update			
if (einst.mispi	cedict) be g	gin newIr = Inval	
·		newPc = eInst	.addr; end
	end		



An elastic Two-Stage p	ipeline		
rule doFetch ;			
<pre>let inst = iMem.req(pc);</pre>			
<pre>let ppc = nextAddr(pc); pc <= ppc;</pre>			
<pre>f2d.enq(Fetch2Decode{pc:pc,ppc;ppc,in</pre>	st:inst});		
endrule	Can these rules execute concurrently		
<pre>let x = f2d.first; let inpc = x.pc; let ppc = x.ppc; let inst = x.inst; let dInst = decode(inst);</pre>	allows concurrent and		
register fetch;			
<pre>let eInst = exec(dInst, rVal1, rVal2, memory operation</pre>	, inpc, ppc);		
rf update	no -		
<pre>if (eInst.mispredict) beg:</pre>	in double writes in pc		
else f2d.deq;			
endrule October 2, 2013 http://csg.csail.mit.edu/6.S195	L10-2		

