


Contributors to the course material


- Arvind, Rishiyur S. Nikhil, Joel Emer, Muralidaran Vijayaraghavan
- Staff and students in 6.375 (Spring 2013),
 6.S195 (Fall 2012), 6.S078 (Spring 2012)
 - Asif Khan, Richard Ruhler, Sang Woo Jun, Abhinav Agarwal, Myron King, Kermin Fleming, Ming Liu, Li-Shiuan Peh
- External
 - Prof Amey Karkare & students at IIT Kanpur
 - Prof Jihong Kim & students at Seoul Nation University
 - Prof Derek Chiou, University of Texas at Austin
 - Prof Yoav Etsion & students at Technion

October 11, 2013

http://csg.csail.mit.edu/6.S195

12-2






```
2-Stage-DH pipeline
    module mkProc(Proc);
                       pc <- mkRegU;
      Reg#(Addr)
      RFile
                         rf <- mkRFile;
      IMemory
                        iMem <- mkIMemory;</pre>
      DMemory
                       dMem <- mkDMemory;
      Fifo#(Decode2Execute) d2e <- mkFifo;
      Req# (Bool)
                     fEpoch <- mkReg(False);</pre>
      Req# (Bool)
                     eEpoch <- mkReg(False);</pre>
      Fifo# (Addr) execRedirect <- mkFifo;
      rule doFetch ...
      rule do Execute ...
October 11, 2013
                       http://csq.csail.mit.edu/6.S195
```

```
2-Stage-DH pipeline
    doFetch rule first attempt
    rule doFetch;
        let instF = iMem.req(pc);
        if(execRedirect.notEmpty) begin
          fEpoch <= !fEpoch; pc <= execRedirect.first;
          execRedirect.deg;
        else
        begin
          let ppcF = nextAddrPredictor(pc); pc <= ppcF;</pre>
                                                         moved
          let dInst = decode(instF);
          let rVal1 = rf.rd1(validRegValue(dInst.src1));
                                                         from
          let rVal2 = rf.rd2(validRegValue(dInst.src2)); Execute
          d2e.enq(Decode2Execute{pc: pc, ppc: ppcF,
                  dIinst: dInst, epoch: fEpoch,
                  rVal1: rVal1, rVal2: rVal2});
        end
    endrule
October 11, 2013
                       http://csg.csail.mit.edu/6.S195
```

```
2-Stage-DH pipeline
    doExecute rule first attempt
                                             Not guite correct. Why?
    rule doExecute;
        let x = d2e.first;
                                                  Fetch is potentially
        let dInstE = x.dInst; let pcE
                                                  reading stale values
        let ppcE = x.ppc; let epoch = x.epoch;
        let rVal1E = x.rVal1; let rVal2E = x.rVal2;
        if(epoch == eEpoch) begin
          let eInst = exec(dInstE, rVal1E, rVal2E, pcE, ppcE);
          if(eInst.iType == Ld) eInst.data <-</pre>
            dMem.reg(MemReg{op:Ld, addr:eInst.addr, data:?});
          else if (eInst.iType == St) let d <-
             dMem.req(MemReq(op:St, addr:eInst.addr, data:eInst.data));
          if (isValid(eInst.dst) &&
change
            validValue(eInst.dst).regType == Normal)
            rf.wr(validRegValue(eInst.dst), eInst.data);
          if(eInst.mispredict) begin
           execRedirect.enq(eInst.addr); eEpoch <= !eEpoch; end
        d2e.deq;
    endrule
October 11, 2013
                         http://csg.csail.mit.edu/6.S195
```



Dealing with data hazards

- Keep track of instructions in the pipeline and determine if the register values to be fetched are stale, i.e., will be modified by some older instruction still in the pipeline. This condition is referred to as a read-after-write (RAW) hazard
- Stall the Fetch from dispatching the instruction as long as RAW hazard prevails
- RAW hazard will disappear as the pipeline drains

Scoreboard: A data structure to keep track of the instructions in the pipeline beyond the Fetch stage

October 11, 2013

http://csg.csail.mit.edu/6.S195

112-

Data Hazard

- Data hazard depends upon the match between the source registers of the fetched instruction and the destination register of an instruction already in the pipeline
- Both the source and destination registers must be Valid for a hazard to exist

October 11, 2013


http://csg.csail.mit.edu/6.S195

12-10

Scoreboard: Keeping track of instructions in execution

- Scoreboard: a data structure to keep track of the destination registers of the instructions beyond the fetch stage
 - method insert: inserts the destination (if any) of an instruction in the scoreboard when the instruction is decoded
 - method search1(src): searches the scoreboard for a data hazard
 - method search2(src): same as search1
 - method remove: deletes the oldest entry when an instruction commits

October 11, 2013 http://csg.csail.mit.edu/6.S195 L12-1





```
2-Stage-DH pipeline corrected
   module mkProc(Proc);
                      pc <- mkRegU;
      Reg# (Addr)
      RFile
                        rf <- mkRFile;
      IMemory
                       iMem <- mkIMemory;</pre>
      DMemory
                       dMem <- mkDMemory;
      Fifo# (Decode2Execute) d2e <- mkFifo;
      Rea# (Bool)
                    fEpoch <- mkReg(False);</pre>
                    eEpoch <- mkReg(False);</pre>
      Reg# (Bool)
      Fifo#(Addr) execRedirect <- mkFifo;
      Scoreboard#(1) sb <- mkScoreboard;
          // contains only one slot because Execute
          // can contain at most one instruction
      rule doFetch ...
      rule doExecute ...
October 11, 2013
                      http://csg.csail.mit.edu/6.S195
```


```
2-Stage-DH pipeline
doFetch rule second attempt
rule doFetch;
   if (execRedirect.notEmpty) begin
     fEpoch <= !fEpoch; pc <= execRedirect.first;</pre>
     execRedirect.deg;
                    What should happen to pc when Fetch stalls?
     let instF = iMem.req(pc);
     let ppcF = nextAddrPredictor(pc)  pc <= ppcF</pre>
     let dInst = decode(instF);
     let stall = sb.search1(dInst.src1)|| sb.search2(dInst.src2);
                             begin
        let rVal1 = rf.rd1(validRegValue(dInst.src1));
        let rVal2 = rf.rd2(validRegValue(dInst.src2));
        d2e.eng(Decode2Execute{pc: pc, ppc: ppcF,
            dlinst: dlnst, epoch: fEpoch,
                                            pc should change only
            rVal1: rVal1, rVal2: rVal2});
                                            when the instruction
       sb.insert(dInst.rDst); end
                                            is enqueued in d2e
endrule
                    http://csg.csail.mit.edu/6.S195
```

```
2-Stage-DH pipeline
doFetch rule corrected
rule doFetch;
   if(execRedirect.notEmpty) begin
     fEpoch <= !fEpoch; pc <= execRedirect.first;
     execRedirect.deq;
                            end
                                       To avoid structural
   else
                                       hazards, scoreboard must
   begin
                                       allow two search ports
     let instF = iMem.req(pc);
     let ppcF = nextAddrPredictor(pc); pc <= ppcF;</pre>
     let dInst = decode(instF);
     let stall = sb.search1(dInst.src1)|| sb.search2(dInst.src2);
     if(!stall)
                              begin
        let rVal1 = rf.rd1(validRegValue(dInst.src1));
        let rVal2 = rf.rd2(validRegValue(dInst.src2));
        d2e.enq(Decode2Execute(pc: pc, ppc: ppcF,
             dIinst: dInst, epoch: fEpoch,
             rVal1: rVal1, rVal2: rVal2});
        sb.insert(dInst.rDst); pc <= ppcF; end
    end
endrule
                    http://csq.csail.mit.edu/6.S195
```

```
2-Stage-DH pipeline
    doExecute rule corrected
     rule doExecute;
        let x = d2e.first;
        let dInstE = x.dInst; let pcE = x.pc;
        let ppcE = x.ppc; let epoch = x.epoch;
        let rVal1E = x.rVal1; let rVal2E = x.rVal2;
        if (epoch == eEpoch) begin
          let eInst = exec(dInstE, rVal1E, rVal2E, pcE, ppcE);
          if(eInst.iType == Ld) eInst.data <--</pre>
            dMem.req(MemReq{op:Ld, addr:eInst.addr, data:?});
          else if (eInst.iType == St) let d <+</pre>
            dMem.req(MemReq{op:St, addr:eInst.addr, data:eInst.data});
          if (isValid(eInst.dst))
            rf.wr(validRegValue(eInst.dst), eInst.data);
          if(eInst.mispredict) begin
          execRedirect.eng(eInst.addr); eEpoch <= !eEpoch; end
        d2e.deq; sb.remove;
     endrule
October 11, 2013
                         http://csg.csail.mit.edu/6.S195
```







```
2-Stage-DH pipeline
    with proper specification of Fifos, rf, scoreboard
    module mkProc(Proc);
      Reg#(Addr) pc <- mkRegU;
      RFile
                        rf <- mkBypassRFile;
      IMemory iMem <- mkIMemory;</pre>
                      dMem <- mkDMemory;
      DMemory
      Fifo#(Decode2Execute) d2e <- mkPipelineFifo;
      Reg#(Bool) fEpoch <- mkReg(False);</pre>
      Reg# (Bool)
                   eEpoch <- mkReg(False);</pre>
      Fifo#(Addr) execRedirect <- mkBypassFifo;
      Scoreboard#(1) sb <- mkPipelineScoreboard;</pre>
          // contains only one slot because Execute
          // can contain at most one instruction
                             Can a destination register name
      rule doFetch ...
                             appear more than once in the
      rule doExecute ...
                             scoreboard?
                      http://csg.csail.mit.edu/6.S195
                                                           L12-20
October 11, 2013
```

WAW hazards

- If multiple instructions in the scoreboard can update the register which the current instruction wants to read, then the current instruction has to read the update for the youngest of those instructions
- This is not a problem in our design because
 - instructions are committed in order
 - the RAW hazard for the instruction at the decode stage will remain as long as the any instruction with the required destination is present in sb

October 11, 2013 http://csg.csail.mit.edu/6.S195 L12-2

An alternative design for sb

- Instead of keeping track of the destination of every instruction in the pipeline, we can associated a bit with every register to indicate if that register is the destination of some instruction in the pipeline
 - Appropriate register bit is set when an instruction enters the execute stage and cleared when the instruction is committed
- The design will not work if multiple instructions in the pipeline have the same destination
 - don't let an instruction with WAW hazard enter the pipeline

October 11, 2013

http://csg.csail.mit.edu/6.S195

12-22

Fetch rule to avoid WAW hazard rule doFetch; if (execRedirect.notEmpty) begin fEpoch <= !fEpoch; pc <= execRedirect.first;</pre> execRedirect.deg; end else begin let instF = iMem.req(pc); let ppcF = nextAddrPredictor(pc); let dInst = decode(instF); let stall = sb.search1(dInst.src1)|| sb.search2(dInst.src2); || sb.search3(dInst.dst); if(!stall) let rVal1 = rf.rd1(validRegValue(dInst.src1)); let rVal2 = rf.rd2(validRegValue(dInst.src2)); d2e.enq(Decode2Execute{pc: pc, ppc: ppcF, dlinst: dlnst, epoch: fEpoch, rVal1: rVal1, rVal2: rVal2}); sb.insert(dInst.rDst); pc <= ppcF; end end endrule http://csg.csail.mit.edu/6.S195

Summary

- Instruction pipelining requires dealing with control and data hazards
- Speculation is necessary to deal with control hazards
- Data hazards are avoided by withholding instructions in the decode stage until the hazard disappears
- Performance issues are subtle
 - For instance, the value of having a bypass network depends on how frequently it is exercised by programs
 - Bypassing necessarily increases combinational paths which can slow down the clock

next - module implementations and multistage pipelines

October 11, 2013 http://csg.csail.mit.edu/6.S195 L12-24

```
Time permitting ...

Normal Register File

module mkRFile (RFile);
Vector#(32,Reg#(Data)) rfile <- replicateM(mkReg(0));

method Action wr(RIndx rindx, Data data);
if (rindx!=0) rfile[rindx] <= data;
endmethod
method Data rd1 (RIndx rindx) = rfile[rindx];
method Data rd2 (RIndx rindx) = rfile[rindx];
endmodule

{rd1, rd2} < wr
```


```
Bypass Register File using EHR

module mkBypassRFile(RFile);
Vector#(32,Ehr#(2, Data)) rfile <-
replicateM(mkEhr(0));

method Action wr(RIndx rindx, Data data);
if(rindex!=0) (rfile[rindex])[0] <= data;
endmethod
method Data rd1(RIndx rindx) = (rfile[rindx])[1];
method Data rd2(RIndx rindx) = (rfile[rindx])[1];
endmodule

Wr < {rd1, rd2}

October 11, 2013 http://csg.csall.mlt.edu/6.5195 L12-26
```



```
Scoreboard implementation
    using searchable Fifos
    function Bool isFound
            (Maybe#(RIndx) dst, Maybe#(RIndx) src);
      return isValid(dst) && isValid(src) &&
                (validValue(dst) == validValue(src));
    endfunction
    module mkCFScoreboard(Scoreboard#(size));
      SFifo#(size, Maybe#(RIndx), Maybe#(RIndx))
          f <- mkCFSFifo(isFound);
      method insert = f.eng;
      method remove = f.deq;
      method search1 = f.search1;
      method search2 = f.search2;
    endmodule
October 11, 2013
                       http://csg.csail.mit.edu/6.S195
```