

Constructive Computer Architecture

# Store Buffers and Non-blocking Caches

Arvind  
Computer Science & Artificial Intelligence Lab.  
Massachusetts Institute of Technology

November 4, 2013

<http://csg.csail.mit.edu/6.S195>

L18-1

## Contributors to the course material


- ◆ Arvind, Rishiyur S. Nikhil, Joel Emer, Muralidaran Vijayaraghavan
- ◆ Staff and students in 6.375 (Spring 2013), 6.S195 (Fall 2012), 6.S078 (Spring 2012)
  - Asif Khan, Richard Ruhler, Sang Woo Jun, Abhinav Agarwal, Myron King, Kermin Fleming, Ming Liu, Li-Shiuan Peh
- ◆ External
  - Prof Amey Karkare & students at IIT Kanpur
  - Prof Jihong Kim & students at Seoul Nation University
  - Prof Derek Chiou, University of Texas at Austin
  - Prof Yoav Etsion & students at Technion

November 4, 2013

<http://csg.csail.mit.edu/6.S195>

L18-2

# Non-blocking cache




- ◆ Completion buffer controls the entries of requests and ensures that departures take place in order even if loads complete out-of-order
- ◆ requests to the backend have to be tagged

November 4, 2013

<http://csg.csail.mit.edu/6.S195>

L18-3

# Completion buffer: Interface



```
interface CBuffer#(type t);
  method ActionValue#(Token) getToken;
  method Action put(Token tok, t d);
  method ActionValue#(t) getResult;
endinterface
```

Concurrency requirement

$getToken < put < getResult$

November 4, 2013


<http://csg.csail.mit.edu/6.S195>

L18-4

# Non-blocking FIFO Cache

```

module mkNBFifoCache (Cache);
  CBuffer      cBuf <- mkCompletionBuffer;
  NBCache nbCache <- mkNBtaggedCache;
  rule nbCacheResponse;
  let x <- nbCache.resp;
      cBuf.put(x);
  endrule
  method Action req (MemReq x);
    let tok <- cBuf.getToken;
        nbCache.req (TaggedMemReq {req:x, tag:tok});
  endmethod
  method MemResp resp;
    let x <- cBuf.getResult;
        return x;
  endmethod
endmodule
  
```




November 4, 2013

<http://csg.csail.mit.edu/6.S195>

L18-5

# Non-blocking Cache




November 4, 2013

<http://csg.csail.mit.edu/6.S195>

L18-6

# Incoming req




November 4, 2013

<http://csg.csail.mit.edu/6.S195>

L18-7

# Store buffer



November 4, 2013

<http://csg.csail.mit.edu/6.S195>

L18-8

# Load buffer

is replacement ok?

wbReq  
fill Req  
replace tag  
data missing

fill Req  
replace tag  
data missing


# Mem Resp (line)

Update cache  
Process all req for line in waitQ

# Completion buffer: Implementation

A circular buffer with two pointers  
iidx and ridx, and a counter cnt

Elements are of Maybe type



```
module mkCompletionBuffer(CompletionBuffer#(size));
  Vector#(size, EHR#(Maybe#(t))) cb
    <- replicateM(mkEHR(Invalid));
  Reg#(Bit#(TAdd#(TLog#(size),1))) iidx <- mkReg(0);
  Reg#(Bit#(TAdd#(TLog#(size),1))) ridx <- mkReg(0);
  EHR#(Bit#(TAdd#(TLog#(size),1))) cnt <- mkEHR(0);
  Integer vsize = valueOf(size);
  Bit#(TAdd#(TLog#(size),1)) sz = fromInteger(vsize);
  rules and methods...
endmodule
```

November 4, 2013

<http://csg.csail.mit.edu/6.S195>

L18-11

# Completion Buffer *cont*

```
method ActionValue#(t) getToken() if (cnt.r0 != sz);
  cb[iidx].w0(Invalid);
  iidx <= iidx==sz-1 ? 0 : iidx + 1;
  cnt.w0(cnt.r0 + 1);
  return iidx;
endmethod
method Action put(Token idx, t data);
  cb[idx].w1(Valid data);
endmethod
method ActionValue#(t) getResult() if (cnt.r1 != 0
    &&&(cb[ridx].r2 matches tagged(Valid .x)));
  cb[ridx].w2(Invalid);
  ridx <= ridx==sz-1 ? 0 : ridx + 1;
  cnt.w1(cnt.r1 - 1);
  return x;
endmethod
```

getToken < put < getResult

November 4, 2013

<http://csg.csail.mit.edu/6.S195>

L18-12