

Constructive Computer Architecture


# Tutorial 8: FPGA Synthesis

Andy Wright  
6.S195 TA


# Lab Update

- ◆ FPGAs are working again
  - If you have any problems with them, let me know


# Xilinx Tool Flow




# Xilinx Tool Flow



# Xilinx Reports




# Xilinx Reports



# mkBridge.srp


- ◆ Search for: “Low Level Synthesis”
  - You’ll see some optimizations performed such as removing constant value registers.
  - This portion removes unwanted overhead of EHRs

# Low Level Optimizations






# Low Level Optimizations



This can still be optimized

# Low Level Optimizations



No overhead  
from using an  
EHR


# mkBridge.srp

## ◆ Search for: "current\_clk1"

- This will show up in a few places, but the interesting one is in a line starting with "Timing constraint"
- You'll find the max clock period and the critical path for the clock.
- You will also find information about other clocks.

Why is there more than 1 clock?

# Different Clocks



# Critical Path

## ◆ Critical path example:

=====  
Timing constraint: Default period analysis for Clock  
'scemi\_clk\_port\_clkgen/current\_clk1'

Clock period: 9.874ns (frequency: 101.277MHz)

Total number of paths / destination ports: 114672315 / 13117  
-----

Delay: 9.874ns (Levels of Logic = 1)

Source: scemi\_dut\_dut\_dutIfc\_m\_dut/m/rf2eFifo\_data\_1\_96 (FF)


Destination: scemi\_dut\_dut\_dutIfc\_m\_dut/m/brpred/arr/Mram\_arr1 (RAM)

Source Clock: scemi\_clk\_port\_clkgen/current\_clk1 rising

Destination Clock: scemi\_clk\_port\_clkgen/current\_clk1 rising

Data Path: scemi\_dut\_dut\_dutIfc\_m\_dut/m/rf2eFifo\_data\_1\_96 to  
scemi\_dut\_dut\_dutIfc\_m\_dut/m/brpred/arr/Mram\_arr1

...




m is mkProc

# Critical Path

Cell:in->out	Gate	Net	Delay	Delay	Logical Name (Net Name)
FDE:C->Q	1	0.471			...
LUT3:I0->0	55	0.094			...
begin scope: 'instance_exec_1'					
begin scope: 'instance_aluBr_0'					
INV:I->0	2	0.238	0.581		Mmux_aluBr_not00011_INV_0 (...)
LUT2:I0->0	1	0.094	0.000		Mcompar_aluBr_a_SLE_0__d6_lut<6> (...)
MUXCY:S->0	1	0.600	0.576		Mcompar_aluBr_a_SLE_0__d6_cy<6> (...)
LUT6:I4->0	28	0.094	0.607		Mmux_aluBr61 (aluBr)
end scope: 'instance_aluBr_0'					
begin scope: 'instance_brAddrCalc_2'					
LUT5:I4->0	6	0.094	0.737		brAddrCalc<0>11 (N01)
LUT5:I2->0	2	0.094	0.715		brAddrCalc<27> (brAddrCalc<27>)
end scope: 'instance_brAddrCalc_2'					

Branch Target Calculation




# Critical Path

Cell:in->out	Gate fanout	Net Delay	Delay	Logical Name (Net Name)
LUT6:I3->0	1	0.094	0.000	Mcompar_IF_..._d32_cmp_ne0000_lut<9> (...)
MUXCY:S->0	1	0.372	0.000	Mco...IF..._d32..._0000_cy<9> (...)
MUXCY:CI->0	3	0.254	0.491	Mco...IF..._d32..._0000_cy<10> (...)
end scope: 'instance_exec_1'				
LUT6:I5->0	196	0.094	0.638	redirectFifo_data_0_lat_0_whas11 (...)
LUT6:I5->0	65	0.094	0.613	CASE_y5239_0_IF_redirectFifo_data_... (...)
begin scope: 'brpred'				
LUT2:I1->0	56	0.094	0.468	arr_WE1 (tagArr_WE)
begin scope: 'arr'				
RAM64M:WE		0.490		Mram_arr1
-----				
Total			9.874ns	(3.271ns logic, 6.603ns route) (33.1% logic, 66.9% route)

**Redirect Fifo**

**Branch Predictor**




# Critical Path

Cell:in->out	Gate fanout	Net Delay	Delay	Logical Name (Net Name)
LUT6:I3->0	1	0.094	0.000	Mcompar_IF_..._d32_cmp_ne0000_lut<9> (...)
MUXCY:S->0	1	0.372	0.000	Mco...IF_..._d32..._0000_cy<9> (...)
MUXCY:CI->0	3	0.254	0.491	Mco...IF_..._d32..._0000_cy<10> (...)
end scope: 'instance_exec_1'				
LUT6:I5->0	196	0.094	0.638	redirectFifo_data_0_lat_0_whas11 (...)
LUT6:I5->0	65	0.094	0.613	CASE_y5239_0_IF_redirectFifo_data... (...)
begin scope: 'brpred'				
LUT2:I1->0	56	0.094	0.468	arr_WE1 (tagArr_WE)
begin scope: 'arr'				
RAM64M:WE		0.490		Mram_arr1
-----				
Total			9.874ns	(3.271ns logic, 6.603ns route) (33.1% logic, 66.9% route)


**Redirect Fifo**

**Branch Predictor**







# Splitting Critical Paths




Way 1:



# Splitting Critical Paths



Way 2:



# Critical Path

- ◆ After splitting the critical path with way 1:

=====  
Timing constraint: Default period analysis for Clock  
'scemi\_clk\_port\_clkgen/current\_clk1'

Clock period: 8.749ns (frequency: 114.294MHz)

Total number of paths / destination ports: 38299383 / 13320  
-----

Delay: 8.749ns (Levels of Logic = 19)


Source: scemi\_dut\_dut\_dutIfc\_m\_dut/m/rf2eFifo\_data\_1\_96 (FF)

Destination: scemi\_dut\_dut\_dutIfc\_m\_dut/m/rf2eFifo\_enqEn\_r1 (FF)


Source Clock: scemi\_clk\_port\_clkgen/current\_clk1 rising

Destination Clock: scemi\_clk\_port\_clkgen/current\_clk1 rising

Data Path: scemi\_dut\_dut\_dutIfc\_m\_dut/m/rf2eFifo\_data\_1\_96 to  
scemi\_dut\_dut\_dutIfc\_m\_dut/m/rf2eFifo+enqEn+r1




# Xilinx Reports



# mkBridge\_map.mrp

- ◆ Search for: “Design Summary”
  - You’ll see how much of the FPGAs resources are being used by your designs.
  - This information reveals how big your design is and how much routing congestion to expect.

# LUT-FF Pair




This is a simplified version of LUT-FF Pairs

# Design Summary

	Total number used		Total number on FPGA	
Slice Logic Utilization:				
Number of Slice Registers:	11,697	out of	69,120	16%
Number used as Flip Flops:	11,693			
Number used as Latches:	1			
Number used as Latch-thrus:	3			
Number of Slice LUTs:	17,958	out of	69,120	25%
Number used as logic:	17,392	out of	69,120	25%
Number using 06 output only:	16,372			
Number using 05 output only:	613			
Number using 05 and 06:	407			
Number used as Memory:	520	out of	17,920	2%
Number used as Dual Port RAM:	376			
Number using 06 output only:	136			
Number using 05 output only:	3			
Number using 05 and 06:	237			
Number used as Shift Register:	144			
Number using 06 output only:	144			
Number used as exclusive route-thru:	46			
Number of route-thrus:	715			
Number using 06 output only:	653			
Number using 05 output only:	57			
Number using 05 and 06:	5			

Using about  
the quarter  
of the chip's  
resources

# FPGA Slice



LUT-FF Pair



# Design Summary

## Slice Logic Distribution:

Number of occupied Slices:	7,385	out of	17,280	42%
Number of LUT Flip Flop pairs used:	21,432			
Number with an unused Flip Flop:	9,735	out of	21,432	45%
Number with an unused LUT:	3,474	out of	21,432	16%
Number of fully used LUT-FF pairs:	8,223	out of	21,432	38%
Number of unique control sets:	881			
Number of slice register sites lost to control set restrictions:	1,953	out of	69,120	2%

Using about  
half of the  
chip's area

## IO Utilization:

Number of bonded IOBs:	11	out of	640	1%
Number of LOCD IOBs:	11	out of	11	100%
Number of bonded IPADs:	4			
Number of LOCD IPADs:	2	out of	4	50%
Number of bonded OPADs:	2			

# Design Summary

## Specific Feature Utilization:

Number of BlockRAM/FIFO:	140	out of	148	94%
Number using BlockRAM only:	140			
Total primitives used:				
Number of 36k BlockRAM used:	140			
Total Memory used (KB):	5,040	out of	5,328	94%
Number of BUFG/BUFGCTRLs:	8	out of	32	25%
Number used as BUFGs:	8			
Number of BUFDSs:	1	out of	8	12%
Number of LOCed BUFDSs:	1	out of	1	100%
Number of GTP_DUALs:	1	out of	8	12%
Number of LOCed GTP_DUALs:	1	out of	1	100%
Number of PCIEs:	1	out of	1	100%
Number of LOCed PCIEs:	1	out of	1	100%
Number of PLL_ADVs:	2	out of	6	33%

Using almost all of the chip's BRAM


This could be a problem

# Block Ram

- ◆ Dedicated memory slices on FPGA
- ◆ Can contain 32Kb of data per BRAM
- ◆ Evenly distributed across FPGA fabric


We have 2048 Kb of instruction and data memory.  
How does this fit on 32 Kb blocks?

# Single Block Ram




↑  
Registers on input so  
more combinational  
delay for output  
than input

# Large Block Ram: Reading




# Large Block Ram: Writing



This also adds a lot more logic and routing!

# Xilinx Reports



# mkBridge.par

- ◆ Search for: “Deive Utilization Summary”
  - You’ll see a more accurate report of resource utilization



# mkBridge\_map.mrp

- ◆ Search for: “Generating Clock Report”
  - You’ll see some information about clock timing constraints
  - All of these constraints relate to internal SceMi clocks

# Clock Report



This report shows internal SceMi timing errors

Constraint	Check	Worst Case Slack	Best Case Achievable	Timing Errors	Timing Score
* TS_scemi_pcie_ep_pcie_ep0_pcie_blk_clocking_i_clkout1_1 = PERIOD TIMEGRP "scemi_pcie_ep_pcie_ep0_pcie_blk_clocking_i_clkout1_1" TS_MGTCLK * 0.625 HIGH 50%	SETUP HOLD	-0.047ns 0.031ns	16.188ns	1 0	47 0
TS_scemi_pcie_ep_pcie_ep0_pcie_blk_clocking_i_clkout0_1 = PERIOD TIMEGRP "scemi_pcie_ep_pcie_ep0_pcie_blk_clocking_i_clkout0_1" TS_MGTCLK * 2.5 HIGH 50%	SETUP HOLD MINPERIOD	0.045ns 0.418ns 0.000ns	3.955ns 4.000ns	0 0 0	0 0 0
TS_scemi_pcie_ep_pcie_ep0_pcie_blk_clocking_i_clkout0_0 = PERIOD TIMEGRP "scemi_pcie_ep_pcie_ep0_pcie_blk_clocking_i_clkout0_0" TS_SYSLCK * 2.5 HIGH 50%	MINPERIOD	0.000ns	4.000ns	0	0



Asterisk (\*)

Negative slack

# Setup and Hold



# Setup and Hold



# Setup and Hold

Min Setup Time


CLK

Negative Slack


D

Q

Timing Error!



# Xilinx Reports



# mkBridge.twr

## ◆ More timing information

- All about internal SceMi Clocks
- No information about `current_clk1`

# Conclusion

◆ Any Questions?



# 'build' utility

- ◆ Automates the Xilinx tool flow
- ◆ See ``build --doc`` for more information

# 'build' utility

◆ Performs the following stages in order:

1. delete\_build\_dirs
2. make\_build\_dirs
3. compile\_for\_verilog (bsc -verilog)
4. generate\_scemi\_parameters
5. xilinx\_cleanup
6. make\_xilinx\_directory
7. create\_ucf\_file
8. create\_xcf\_file
9. create\_scr\_file
10. prepare\_project\_files
11. xst\_compile
12. translate\_and\_build
13. map\_to\_device
14. place\_and\_route
15. timing\_analysis
16. gen\_bit\_file
17. timing\_check
18. gen\_ace\_file

# 'build' utility

## ◆ Major stages

- `compile_for_verilog`
- `xst_compile`
- `translate_and_build`
- `map_to_device`
- `place_and_route`
- `timing_analysis`
- `gen_bit_file`
- `timing_check`