Transient Execution Attacks

Mengjia Yan

Spring 2023





Outline


What is transient execution attack?




- How does Meltdown work?
 - We will connect the dots between a hardware optimization and a software optimization.

- How does Spectre and its variations work?
 - Let's try to see through these variations and understand the fundamental problem.

Recap: 5-stage Pipeline



Recap: 5-stage Pipeline



- In-order execution:
 - Execute instructions according to the program order
 - What is the ideal instruction throughput? -- instruction per cycle (IPC)

time instruction1	t0 IF ₁	t1 ID ₁	t2 EX ₁	t3 MA ₁	t4 WB ₁	t5	t6	t7	
instruction2 instruction3 instruction4 instruction5	1	IF ₂	ID_2	EX ₂ ID ₃	MA_2 EX_3	WB_2 MA_3	WB_3	WB ₄	WB ₅

Build High-Performance Processors

Example #1:

```
FMUL f1, f2, f3; 10 cycles
ADD r4, r4, r1 ; 1 cycle -> repeat 10
```

LD r3, $\theta(r2)$; 1-100 cycles


Instruction-Level Parallelism (ILP)

Example #2:


```
when there is no data-dependency or
control-flow dependency between
instructions
```

```
ADD r4, r4, r1 ; 1 cycle -> repeat 10 times
```


Technique #1: Add More Functional Units



Technique #1: Add More Functional Units



Technique #1: Add More Functional Units



Functional Unit	Busy?	Dest Reg	Src1 Reg	Src2 Reg
Int ALU				
Mem				
Fadd				
Fmul				
Fdiv				

Functional Unit	Busy?	Dest Reg	Src1 Reg	Src2 Reg
Int ALU				
Mem				
Fadd				
Fmul	Y	f1	f2	f3
Fdiv				

1: FMUL f1, f2, f3
2: ADD r4, r4, r1

Functional Unit	Busy?	Dest Reg	Src1 Reg	Src2 Reg
Int ALU				
Mem				
Fadd				
Fmul	Υ	f1	f2	f3
Fdiv				

1: FMUL f1, f2, f3

2: FDIV f5, f1, f4

1: FMUL f1, f2, f3; 10 cycles

2: FADD f1, f4, f5; 4 cycles

11

- Upon issue an instruction, check:
 - 1. Whether any ongoing instructions will generate values for my source registers
 - 2. Whether any ongoing instructions will modify my destination register

We call such a processor: in-order issue, out-of-order completion.

A problem: how to handle interrupts/exceptions?

Exception in OoO Processors: Example #1

```
1: LD r3, 0(r2) ; Exception in 3 cycles
2: ADD r4, r4, r1 ; 1 cycle
Need to delay WB
```

	1	2	3	4	5	6	7	8
1: LD	IF	ID	Issue	ALU	Mem	Mem•	Mem	Exception
2: ADD		IF	ID	Issue	ALU	WB		

Exception in OoO Processors: Example #2

2: LD

IF

ID

```
1: FMUL f1, f2, f3 ; 10 cycles
2: LD r3, 0(r2); Exception in 1 cycl
                                                  Need to delay
                                                    Exception
                        3
                                            6
                              4
                                                             8
 1: FMUL
           IF
                                   FMUL
                 ID
                             FMUL
                                          FMUL
                                                   FMUL
                      Issue
```


Issue

ALU


Mem

Exception

Technique #3: In-order Commit



Another Way to Draw It




To know more advanced out-of-order (OoO) features, take 6.5900 [6.823]

Re-examine Examples With In-order Commit


```
1: LD r3, 0(r2) ; Exception in 3 cycles
2: ADD r4, r4, r1 ; 1 cycle
```

```
1: FMUL f1, f2, f3 ; 10 cycles
2: LD r3, 0(r2) ; Exception in 1 cycle
```

Recap: Page Mapping




Mapping Kernel Pages



Jumping Between User and Kernel Space


- Key challenge: need to make sure we use the correct page table
 - CR3 (in x86) or satp (in RISCV) stores the page table physical address



A Performance Optimization

- Context switch overhead:
 - Page table changes, so in many processors, we need to flush TLB
- But sometimes, we only go to kernel to do some simple things
 - E.g., getpid()
- The optimization: map kernel address into user space in a secure way


Map Kernel Pages Into User Space



Meltdown

- Put two optimizations together, we have Meltdown
 - Hardware optimization: out-of-order execution
 - Software optimization: mapping kernel addresses into user space
- Attack outcome: user space applications can read arbitrary kernel data

```
Ld1: uint8_t secret = *kernel_address;
Ld2: unit8_t dummy = probe_array[secret*64];
```



Meltdown w/ Flush+Reload

- 1. Setup: Attacker allocates probe_array, with 256 cache lines. Flushes all its cache lines
- 2. Transmit: Attacker executes

```
Ld1: uint8_t secret = *kernel_address;
Ld2: unit8_t dummy = probe_array[secret*64];
```

3. Receive: After handling protection fault, attacker performs cache side channel attack to figure out which line of probe_array is accessed → recovers byte

Meltdown Mitigations

- Stop one of the optimizations should be sufficient
 - SW: Do not let user and kernel share address space (KPTI) -> broken by several groups (e.g., EntryBleed)
 - HW: Stall speculation; Register poisoning

```
Ld1: uint8_t secret = *kernel_address;
Ld2: unit8_t dummy = probe_array[secret*64];
```

We generally consider Meltdown as a design bug

Spectre Variant 1 – Exploit Branch Condition

• Consider the following kernel code, e.g., in a syste

Br: if (x < size_array1) {

Ld1: secret = array1[x]

Ld2: y = array2[secret*64]

}

Always malicious?

No. It may be a benign misprediction.

We do not consider Spectre as a bug.

Attacker to read arbitrary memory:


- 1. Setup: Train branch predictor
- 2. Transmit: Trigger branch misprediction; &array1[x] maps to some desired kernel address
- 3. Receive: Attacker probes cache to infer which line of array2 was fetched

Spectre Variant 2 – Exploit Branch Target

- Most BTBs store partial tags and targets...
 - <last n bits of current PC, target PC>


```
oxfff110 Br: if (...) {
     ...

oxfff234 Ld1: secret = array1[x]
     Ld2: y = array2[secret*4096]
```



Train BTB properly \rightarrow Execute arbitrary gadgets speculatively

General Attack Schema



Apply the General Attack Scheme

The RSA Square-and-Multiply Exponentiation example.

Attackers aim to leak e

Which is access operation?
Which is transmit operation?

```
r = 1
for i = n-1 to 0 do
       r = sqr(r)
          = mod(r, m)
       if e_i == 1 then
              r = mul(r, b)
              r = mod(r, m)
       end
end
```

Apply the General Attack Scheme


```
Ld1: uint8_t secret = *kernel_address;
Ld2: unit8_t dummy = probe_array[secret*64];
```

Which is access operation?
Which is transmit operation?

```
Br: if (x < size_array1) {
Ld1:     secret = array1[x]
Ld2:     y = array2[secret*64]
}</pre>
```

```
Br: if (...) {
... }
...
Ld1: secret = array1[x]
Ld2: y = array2[secret*4096]
```

General Attack Schema



Traditional (non-transient) attacks

Hard to fix

- Data in-use
- Transient attacks: can leak data-at-rest
 - Meltdown = transient execution + deferred exception handling
 - Spectre = transient execution on wrong paths

Hard to fix

"Easy" to fix

Next: Software-Hardware Contract



