# Hardware Support for Memory Safety

Mengjia Yan

Spring 2023






compute. collaborate. create

#### Overview

- What attacker can do with software bugs?
  - Demos, variations, real-world examples
- Hardware mitigations: what are the design tradeoffs?



#### **The Problem: Software Bugs**

- Low-level Language Basics (C/C++/Assembly)
  - + Efficient, programmers have more control
  - Bugs
  - Programming productivity
- Widely used in production systems and legacy systems
  - Operating systems, web browsers, etc.
  - Large CVE numbers every year



#### **The Problems of Using Pointers**

- Pointer = Address of variables:
  - An 64-bit integer to indicate the index of memory location where variable is stored
- It is programmers' responsibility to do pointer check, e.g. NULL, outof-bound, use-after-free



- Why Python (and other high-level programming language) does not have these problems?
  - out-of-bound access => emit runtime checks
  - use-after-free => garbage collection


### **Memory Corruption Vulnerabilities**

#### • Spatial safety:

- out-of-bound (inter-object, intra-object)
- Can happen on heap and stack
- Temporal safety:
  - Use-after-free
  - Use before initialization

From software bugs to attacks?

#### **Stack and Stack Smash**



#### Stack Smash

```
int func (char *str) {
        char buffer[12];
        strncpy(buffer, str, len(str));
        return 1;
      }
      int main() {
        •••
        func (input);
ra
        ...
```


#### Shell code:

PUSH "/bin/sh" CALL system


#### Input str:

Shell code
.. Some padding..
Address of buffer


#### Stack Smash / Code Injection Attack




#### **Attack Variations**




L. Szekeres, M. Payer, T. Wei and D. Song, "SoK: Eternal War in Memory," S&P'2013






#### **Attack Variations**

#### **Return-Oriented Programming (ROP)**






### HeartBleed Vulnerability

- Publicly disclosed in April 2014
- Missing a bound check
- Bug in the OpenSSL cryptographic software library heartbeat extension

https://heartbleed.com/


#### 闷 Heartbeat – Normal usage



#### **Trend reported by Microsoft**

https://github.com/microsoft/MSRC-Security-Research/tree/master/presentations/2019\_02\_BlueHatIL

## Drilling down into root causes



Stack corruptions are essentially dead

Use after free spiked in 2013-2015 due to web browser UAF, but was mitigated by Mem GC

Heap out-of-bounds read, type confusion, & uninitialized use have generally increased

Spatial safety remains the most common vulnerability category (heap out-of-bounds read/write)

Top root causes since 2016:

#1: heap out-of-bounds


#2: use after free

#3: type confusion

#4: uninitialized use

11

# Hardware Supported Mitigations



#### **Memory Safety**

- Strongest security property that tries to address the problem at the root.
- Idea: include metadata and perform security checks at runtime
  - Spatial safety (bound information)
  - Temporal safety (allocation/de-allocation information)
- Software solutions
  - Problem #1: performance overhead, extra instructions to perform the check
  - Problem #2: where to store metadata? -> in shadow memory


#### SoftBound


#### **Creating a pointer:**

int array[100];		
<mark>ptr = &amp;array</mark>		
<pre>ptr_base = &amp;array[0];</pre>		

```
ptr_bound = &array[100];
```

```
table[ptr]={base, bound};
```







#### SoftBound

#### **Creating a pointer:**

int array[100];		
<mark>ptr = &amp;array</mark>		
ptr_base = &array[0];		
ptr_bound = &array[100];		
<pre>table[ptr]={base, bound};</pre>		

#### Check a pointer:





#### **HW Support for Memory Safety**

A lot of work. The key is to understand the design trade-offs.

	Intel MPX (Memory Protection Extension)	ARM MET (Memory Tagging Extension)
History	Announced in 2013, produced in 2015, now not supported anymore.	Introduced in ARM-8.5 in 2018. In 2019, Google announced that it is adopting Arm's MTE in Android. Apple will ship it soon.
Security		
Performance		
Compatibility		

## Intel MPX (Memory Protection Extension)

Any


problem?

4 bound registers (bnd0-3)

• Bndmk: create base and bound metadata

Bndldx/bndstx: load/store metadata from/to bound tables

• Bndcl/bndcu: check pointer with lower and upper bounds



### **Analysis of Intel MPX**

Performance and cost:


- + Reduce number of instructions, and reduce register pressure
- + No branch instructions, so not pollute the branch predictor
- High overhead: Check is sequential
- + Two-level page table organization should be more area-efficient
- High overhead: loading/storing bounds registers involves two-level table lookup Compatibility:
  - Not straightforward about how to extend the scheme to support temporal safety, etc.
  - Does not support multithreading transparently
  - All the code need to be rewritten, otherwise either security breaks or correct code broken






# **ARM MTE (Memory Tagging Extension)**

#### 1: char \*ptr = new char[16];







- The concept of keys and locks
- Memory locations are tagged by adding four bits of metadata to each 16 bytes of physical memory

Armv8.5-A Memory Tagging Extension White paper https://security.googleblog.com/2019/08/adopting-arm-memory-tagging-extension.html

# **ARM MTE (Memory Tagging Extension)**

1: char \*ptr = new char[16];






- The concept of keys and locks
- Memory locations are tagged by adding four bits of metadata to each 16 bytes of physical memory

### **Analysis of ARM MTE**

1: char \*ptr = new char[16];



3: delete [] ptr;

- Where to store tags (key and lock)?
  - Pointer tag is stored in top unused bits inside the pointer (no extra register needed)
  - Physical memory tag is stored in hardware (new hardware needed for both DRAM and cache)
- Limited tag bits
  - Cannot ensure two allocations have different colors
  - But can ensure that the tags of sequential allocations are always different

Armv8.5-A Memory Tagging Extension White paper https://security.googleblog.com/2019/08/adopting-arm-memory-tagging-extension.html

### **Analysis of ARM MTE**

Security:

- Coarse-grained spatial safety. Non-sequential violation is detected probabilistically

+ Can support temporal safety similar to spatial safety

+ Other extensions (see HAKC paper)


Performance and other overhead:

+ Storage overhead is ok 4 bits per 64 bytes

+ Performance overhead is low, mostly lies in the allocation and free time, since need to modify tags in bulk

Compatibility:

+ To protect heap, modify libraries to do malloc and free; modify OS to trap on invalid pointer. No extensive code rewritten needed.




### **Control-flow Integrity**


- To maintain code pointer integrity
- Naïve idea:
  - Make pointer immutable (read-only)
  - Only work for global offset table and virtual function tables
- How about other pointers?
  - Return address?
  - Programmer-defined function pointers
  - Change function pointers after changing vtable pointer

#### **Control Flow Integrity (CFI)**

```
bool lt(int x, int y) {
    return x < y;
}
bool gt(int x, int y) {
    return x > y;
sort2(int a[], int b[], int len)
    sort( a, len, lt );
    sort( b, len, gt );
sort(int x[], int len, fun ptr)
   for(int i=0; ....)
       for (int j=i; ....)
            if (fun ptr(x[i], x[j]))
               ... //swap x[i] and x[j]
```



Control-Flow Integrity Principles, Implementations, and Applications; Mart´ın Abadi, et al. CCS'05




### **ARM PA (Pointer Authentication)**

4

. . .

- Widely used in Apple processors
- Motivation: ٠
  - 64-bit pointer, but 48-bit virtual address space
  - Unused high bits
- Hash:
  - A tweakable message authentication code (MAC)
  - ARM calls it PAC (pointer authentication code)
- Context: •
  - secret key
  - salt (could be the stack pointer)



#### Summary

- Memory corruption problems: An eternal war
- Attack variations and mitigations
- Trade-off in hardware support

