


Bluespec- 1: A language for hardware design, simulation and synthesis

Arvind
Laboratory for Computer Science
M.I.T.

January 13, 2003

<http://www.csg.lcs.mit.edu/IAPBlue>

Current ASIC Design Flow



Goals of high-level synthesis

- Reduce time to market
 - Same specification for simulation, verification and synthesis
 - Rapid feedback \Rightarrow architectural exploration
 - Enable hierarchical design methodology
 - Without sacrificing performance area, speed, implementability, ...*
- Reduce manpower requirement
- Facilitate maintenance and evolution of IP's

These goals are increasingly urgent, but have remained elusive



Whither High-level Synthesis?

...Despite concerted efforts for well over a decade the compilers seem to not produce the quality of design expected by the semiconductor industry ...

Behavioral Verilog

.....

System - C



Bluespec: So where is the magic?

- A new semantic model for which a path to generating efficient hardware exists
 - Term Rewriting Systems (TRS)
 - The key ingredient: *atomicity of rule-firings*
 - James Hoe [MIT '00 →] CMU and Arvind [MIT]
- A programming language that embodies ideas from advanced programming languages
 - Object oriented
 - Rich type system
 - Higher-order functions
 - transformable
 - Borrows heavily from Haskell
 - designed by Lennart Augustsson [Sandburst]

Overall implementation: Lennart Augustsson, Mieszko Lis

January 13, 2003

<http://www.csg.lcs.mit.edu/IAPBlue>



Outline

- Preliminaries ✓
- A new semantic model for hardware description: TRS
 - Example: The GCD
 - Example: A simple pipelined CPU

January 13, 2003

<http://www.csg.lcs.mit.edu/IAPBlue>



Term Rewriting Systems (TRS)

TRS have an old venerable history – an example

Terms

$\text{GCD}(x,y)$

Rewrite rules

$\text{GCD}(x, y) \Rightarrow \text{GCD}(y, x)$ if $x > y, y \neq 0$ (R_1)

$\text{GCD}(x, y) \Rightarrow \text{GCD}(x, y-x)$ if $x \leq y, y \neq 0$ (R_2)

Initial term

$\text{GCD}(\text{init}X, \text{init}Y)$

Execution

$\text{GCD}(6, 15) \xRightarrow{R_2} \text{GCD}(6, 9) \xRightarrow{R_2} \text{GCD}(6, 3) \xRightarrow{R_1}$

$\text{GCD}(3, 6) \xRightarrow{R_2} \text{GCD}(3, 3) \xRightarrow{R_2} \text{GCD}(3, 0)$

Hardware description?


January 13, 2003

<http://www.csg.lcs.mit.edu/IAPBlue>



TRS as a Description of Hardware

Terms represent the *state*: registers, FIFOs, memories, ...



Rewrite Rules (condition \rightarrow action)


represent the *behavior* in terms of atomic actions on the state

January 13, 2003

<http://www.csg.lcs.mit.edu/IAPBlue>



Language support to organize state and rules into *modules*



Modules are like *objects* (private state, interface methods, *rules*).
Rules can manipulate state in other modules only *via* their interfaces.



GCD in Bluespec

```
mkGCD :: Module GCD
```

```
mkGCD =
```

```
module
```

```
  x :: Reg (Int 32)
```

```
  x <- mkReg _
```

```
  y :: Reg (Int 32)
```

```
  y <- mkReg 0
```

← State

```
rules
```

```
  when x > y, y /= 0
```

```
    ==> action x := y
```

```
          y := x
```

```
  when x <= y, y /= 0
```

```
    ==> action y := y - x
```

← Internal behavior

```
interface
```

```
  start ix iy = action x := ix
```

```
                    y := iy  when y == 0
```

```
  result = x
```

```
                    when y == 0
```

← External interface



External Interface: GCD


```
interface GCD =
  start  :: (Int 32) -> (Int 32) -> Action
  result :: Int 32
```

Many different implementations
(including in Verilog) can provide the
same interface

```
mkGCD  :: Module GCD
mkGCD = ...
.
.
.
mkGCD1 :: Module GCD
mkGCD1 = ...
```



GCD Hardware Module



The Generated TRS: GCD

```

x :: Prelude.VReg <- RegUN 32;           state
y :: Prelude.VReg <- RegN  32 0;        elements

_d1 :: Bit 32 = x.get;
_d2 :: Bit 32 = y.get;
_d5 :: Bit 1  = _d2 == 0;                local
_d8 :: Bit 1  = (_d1 .<= _d2) && (! (_d2 == 0));  definitions
_d7 :: Bit 1  = (! (_d1 .<= _d2)) && (! (_d2 == 0));
_d9 :: Bit 32 = _d2 - _d1;

rules
  when _d7 ==> { x.set _d2; y.set _d1; };
  when _d8 ==> { y.set _d9; };

interface
  start_ (start__1 :: Bit 32) (start__2 :: Bit 32) :: PrimAction =
    when E_start_ ==> { x.set start__1; y.set start__2; };
  start_rdy :: Bit 1  = _d5;
  result_   :: Bit 32 = _d1;
  result_rdy :: Bit 1  = _d5;

```

January 13, 2003

<http://www.csg.lcs.mit.edu/IAPBlue>

The Generated Verilog: GCD

```

module mkGCD(CLK, RST_N, start__1, start__2, E_start_, ...)
  input CLK; ...
  output start_rdy; ...
  wire [31 : 0] x$get; ...
  assign result_ = x$get;
  assign _d5 = y$get == 32'd0;
  ...
  assign _d3 = x$get ^ 32'h80000000) <= (y$get ^ 32'h80000000);
  assign C__2 = _d3 && !_d5;
  ...
  assign x$set = E_start_ || P__1;
  assign x$set_1 = P__1 ? y$get : start__1;
  assign P__2 = _d3 && !_d5;
  ...
  assign y$set_1 =
    {32{P__2}} & y$get - x$get | {32{dt1}} & x$get |
    {32{dt2}} & start__2;
  RegUN #(32) i_x(.CLK(CLK), .RST_N(RST_N), .val(x$set_1), ...)
  RegN  #(32) i_y(.CLK(CLK), .RST_N(RST_N), .init(32'd0), ...)
endmodule

```

January 13, 2003

<http://www.csg.lcs.mit.edu/IAPBlue>

Basic Building Blocks: Registers

- Bluespec has no built-in primitive modules
 - there is, however, a systematic way of providing a Bluespec view of Verilog (or C) blocks

```
interface Reg a =
  _read :: a          -- reads the value of a register
  _write :: a -> Action -- sets the value of a register
```

Special syntax:

```
x      means x._read
x := e means x._write e
```

```
mkReg :: a -> Module (Reg a)
```

The mkReg procedure interfaces to a Verilog implementation of a register


January 13, 2003

<http://www.csg.lcs.mit.edu/IAPBlue>


FIFO

```
interface FIFO a =
  enq  :: a -> Action -- enqueue an item
  deq  :: Action      -- remove the oldest entry
  first :: a          -- inspect the oldest item
```

- when appropriate *notfull* and *notempty* are implicit conditions on FIFO operations
- *mkFIFO* interfaces to a Verilog implementation of FIFO



$n = \#$ of bits needed to represent the values of type "a"

January 13, 2003

<http://www.csg.lcs.mit.edu/IAPBlue>


Array

Arrays are a useful abstraction for modeling register files

```
interface Array index a =  
  upd   :: index -> a -> Action -- store an item  
  sub   :: index -> a           -- retrieve an item
```

```
mkArray      :: Module (Array index a)
```

- *There are many implementations of mkArray depending upon the degree of concurrent accesses*




Outline

- Preliminaries ✓
- A new semantic model for hardware description: TRS
 - Example: The GCD ✓
 - Example: A simple pipelined CPU



CPU with 2-stage Pipeline



mkCPU :: Imem -> Dmem -> Module CPUinterface

mkCPU imem dmem =

module

pc :: Reg address <- mkReg 0

rf :: Array RName (Bit 32) <- mkArray

bu :: FIFO Instr <- mkFIFO

rules ...

interface ...

January 13, 2003

<http://www.csg.lcs.mit.edu/IAPBlue>



CPU Instructions

data RName = R0 | R1 | R2 | ... | R31

type Src = RName

type Dest = RName

type Cond = RName

type Addr = RName

type Val = RName


data Instr = Add Dest Src Src
 | Bz Cond Addr
 | Load Dest Addr
 | Store Val Addr

January 13, 2003

<http://www.csg.lcs.mit.edu/IAPBlue>



Processor - Fetch Rules




“Fetch”:
 when True
 ==> action `pc := pc + 1`
 `bu.enq (imem.get pc)`

bu.notfull check is implicit !

Note that this rule pays no special attention to branch instructions



Processor - Execute Rules



“Add”:
 when (Add rd rs rt) <- bu.first
 ==> action `rf.upd rd (rf.sub rs + rf.sub rt)` ?
 `bu.deq`

“Bz Not Taken”:
 when (Bz rc ra) <- bu.first, (rf.sub rc) /= 0
 ==> action `bu.deq`

“Bz Taken”:
 when (Bz rc ra) <- bu.first, (rf.sub rc) == 0
 ==> action `pc := rf.sub ra`
 `bu.clear`

*?
 bu.notempty check
 is implicit !
 ?*

