



## The Zen of SoCs in BSV: The Threefold Path to SoC Nirvana

Elliot Mednick  
Bluespec, Inc



MIT Bluespec Workshop  
August 13, 2007

```
import FIFO0
typedef Bit0(32) DataT;
module mk_inout_valC_inoutEg1;
  letgen (in, depth) = 10;

  function Bit0() determine_outp(DataT val);
    return val > 0;
  endfunction

  FIFO0(DataT) inbound0((in, depth));
  mkPipedFIFO0((in, depth)) the_inbound0((inbound0));
  mkPipedFIFO0((in, depth)) the_outbound0((outbound0));
  FIFO0(DataT) outbound0;
  mkPipedFIFO0((in, depth)) the_outbound0((outbound0));

  rule seq ("seq");
    DataT in_data = inbound0.first;
    FIFO0(DataT) out_queue =
      determine_outp(in_data) == 0 ? outbound0 : outbound0;
    out_queue.enqueue_data(in_data);
    inbound0.deq;
    printf, seq;
  endmodule : mk_inout_valC_inoutEg1
```



## The Problem

- Designing SoCs is hard
- Writing IP is hard
- Changing SoC configurations is hard
- You are suffering

# The Threefold Path to SoC Nirvana

## 1. Right Connections

- Transactional interfaces

## 2. Right Abstraction

- As high as possible, but no higher


## 3. Right Wrapping

- Using BSV as a top level, and instantiating Verilog from BSV

## The Firstfold Step: Right Interconnects

- All connections through transactional get/put interfaces
  - Master-to-Slave
  - Master-to-fabric, fabric-to-Slave
- Allows nearly trivial IP *and interconnect(!)* swaps
- Already in AzureIP library
- Currently supports AXI, AHB buses
- OPB to be added next
- Synthesizability unique to BSV

# So simple...



## The Secondfold Step: Right Abstraction

- Use a mix of abstractions, where each is the highest (reasonable) level of abstraction
- Most here familiar with Bluespec implementations – and how high-level they are relative to RTL
- With this effort, also show synthesizable models:
  - Write IP quickly, as if it were a “C” model
  - Ignore (mostly) hardware performance optimizations, like pipelining
  - For example: PowerPC “synthesizable ISS”
    - One rule per instruction, mostly
    - Very fast Bluesim simulation speed (1-10MIPs)
    - “Good Enough” hardware performance (100MIPs)
    - “Good Enough” area (<1000 LUTs)
    - Easy to implement
  - A test: PCI-E
    - Is there a subset that will work on a PC host that is fast enough to meet timing using high-abstraction techniques?
    - We will find out
  - Synthesizability using to BSV

## Sample code snippet


```
rule compare_log_imm(check_opcode(pc)==Cmpli);  
    ...  
endrule  
  
rule cntlzw (check_opcode(pc) == Cntlzw);  
    ...  
endrule  
  
rule cror (check_opcode(pc) == Cror);  
    ...  
endrule  
  
rule crxor (check_opcode(pc) == Crxor);  
    ...  
endrule
```

## The Thirdfold Step: Right Wrapping

- Use ImportBVI to access legacy Verilog models from BSV
- First test: Wrap Xilinx's PPC to connect it to AzureIP interfaces
- Second test: Wrap Xilinx's Ethernet MAC
- Also need to wrap Xilinx-specific libraries
  - Distributed RAM Blocks
  - Queues
  - MPMC2?
- Later: Develop wrapping methodology
- A little more later: write a tool to do it, *a la* SWIG
- Synthesizability unique to BSV



# Wrapping IP




## The Demonstration Vehicle

- Substrate: Xilinx Virtex-4 FX (100)
- Processor: PowerPC 405
  - Xilinx and Bluespec/BSV versions
- OS: Linux 2.6.x
- Application 1: FTP server
  - IP: Ethernet MAC, flash/SDRAM memory, interconnect
  - AzureIP interconnects
  - Xilinx MAC
- Application 2: Digital Video Recorder
  - Additional IP: H.264, PCI-Express
    - BSV H.264 from MIT
    - BSV PCI-E by Bluespec
- SoC Nirvana

# The Platform

- Avnet PCI-E Development Board



## Current Status

- Just starting
- FTP Server by Q4/07
- DVR basics by Q1/08
- Nirvana by tbd

## Contact info

Elliot Mednick

[elliot@bluespec.com](mailto:elliot@bluespec.com)