



Modular Design in Bluespec Using Asim/AWB

Joel Emer^{††}, Michael Adler[‡], Michael Pellauer^{††}


[‡]VSSAD Group
Intel

[†]CSG - CSAIL
MIT


Why modularity?

- Speed of development
- Shared components between products
- Reuse across generations
- Improved fidelity
- Incremental refinement
- Facilitates area/speed trade-offs
- Architectural experimentation
- Factorial development and evaluations
- Sharing


ASIM Module Hierarchy




ASIM Module Selection




Module Selection




Module Replacement



Module Instantiation



Factorial Coding/Experiments




Module Description (.awb file)

```
%name SMIPS R10K Superscalar Decode Stage
%desc SMIPS R10K Superscalar Decode Stage
%attributes s10k smips hasim


%provides hasim_pipe_decode
%requires hasim_rob hasim_branch_pred

%public Decode.bsv
```

(H)ASIM Module Hierarchy



(H)ASIM Module Hierarchy



(H)ASIM Module Hierarchy

File Edit Model Module Help

Name: Unpipelined QEMU FAST Model

Description: Unpipelined QEMU FAST Model

Attributes: simple qemu fast hasim

Type Implementation

hasim_system	Hasim - Hardware (fpga) based system
hasim_chip	Uniprocessor chip
hasim_cpu	Hasim Unpipelined CPU
hasim_memory	magic memory
hasim_funcp	Hasim to FAST functional partition wrapper
fast_funcp	FAST Functional Model
hasim_isa	Hasim - SMIPS ISA
hasim_common	Hasim Common Library
hasim_fpgaenv	Hasim/FAST combined FPGA Environment
platform_interface	Hasim Platform Interface
virtual_platform	Hasim/FAST Virtual Platform

Alternative Modules

- Hasim functional partition
- Hasim functional partition semantic model
- >> Hasim to FAST functional partition wrapper
- SMIPS Functional Partition
- SMIPS New Functional Partition

Name: Hasim to FAST functional partition wrapper

Description: Hasim to FAST functional partition wrapper

Attributes: Hasim_to_FAST_functional_partition_wrapper qemu fast hasim

Provides: hasim_funcp

Requires: fast_funcp


Filename: modules/functional/qemu-fast/qemu-fast.awb

Public: Hasim2FAST.bsv

Private:

Parameters:


Refresh Change



Module Interfaces

- Plumbing Modules
- Algorithm Modules
- Message Modules
- Library Modules

AWB Operation




Repositories

Workspace


Build Features

- Model level parameter specification
- Automatic Makefile creation from templates (L2)
- Bluespec module dependence analysis
- Easy to specify synthesis boundaries (L3a)
- Support for parallel builds (L3b)
- Allows BDPI and Verilog modules (L7)
- Support for hybrid hardware/software modules
- Targets bitfile, iverilog, Bluesim

Communication: A modularity speedbump



Soft Connections: Flattening the speedbumps



Soft Connections


- Use “ModuleCollect” to collect connection names:

```
let my_con <- mkConnection_Send("dec_to_exe");
```

- Use static elaboration to find/join ends. Pseudo-code:


```
let cons <- getCollection(toplevel);           //Get the connections
match {.sends, .recs} = splitConnections(ld);    //Split into sends, recs
match {.dang_sends, .dang_rec, .cncts} = groupByName(sends, recs);
foreach {.send, rec} in cncts
    mkConneciton(send, rec);
if (dang_sends != nil || dang_rec != nil)
    error "Dangling Connections at top level!"
```

Connections



Connections Across Synthesis Boundaries (L3)

4. Use the previous scheme to connect as normal




Acknowledgments

- David Goodwin
- Artur Klauser
- Martha Mercaldi
- Toni Juan
- Srilatha Manne
- Nate Binkert
- Shubu Mukherjee
- Angshu Parashar
- Ramon Matas
- Arvind
- Saila Parthasarathy
- Krishna Rangan
- Brian Slechta

Soon...

<http://asim.csail.mit.edu>



Backup