



Modular Design in Bluespec Using Asim/AWB

Joel Emer^{‡†}, Michael Adler[‡], Michael Pellauer^{‡†}


[‡]VSSAD Group
Intel

[†]CSG - CSAIL
MIT


Why modularity?

- Speed of development
- Shared components between products
- Reuse across generations
- Improved fidelity
- Incremental refinement
- Facilitates area/speed trade-offs
- Architectural experimentation
- Factorial development and evaluations
- Sharing


ASIM Module Hierarchy




ASIM Module Selection




Module Selection




Module Replacement



Module Instantiation



Factorial Coding/Experiments



Module Description (.awb file)

%name SMIPS R10K Superscalar Decode Stage

%desc SMIPS R10K Superscalar Decode Stage


%attributes s10k smips hasim

%provides hasim_pipe_decode

%requires hasim_rob hasim_branch_pred

%public Decode.bsv

(H)ASIM Module Hierarchy



(H)ASIM Module Hierarchy

The screenshot shows the (H)ASIM Module Hierarchy window. The menu bar includes File, Edit, Model, Module, and Help. Below the menu bar is a toolbar with icons for file operations and a search field. The main area is divided into three sections: Name, Description, and Attributes, all containing the text "WiFi Transceiver Testbench". Below these is a table with two columns: Type and Implementation. The table lists various modules, with "ofdm_encoder" selected. To the left of the table is a tree view showing the hierarchy of modules. Below the table is a section for Alternative Modules, showing "OFDM WiFi encoder module" and "OFDM WiMAX encoder module". To the right of the Alternative Modules section is a detailed view of the selected module, showing its Name, Description, Attributes, Provides, Requires, Filename, Public, Private, and Parameters. At the bottom of the window are buttons for Refresh and Change.

Type	Implementation
model	Pure Bluespec Model Foundation
bluespec_system	WiFi System
ofdm_parameters	OFDM WiFi parameters
ofdm_preambles	OFDM WiFi preambles
ofdm_tx_controller	OFDM WiFi transmitter controller module
ofdm_transmitter	OFDM transmitter module
ofdm_scrambler	OFDM scrambler module
ofdm_encoder	OFDM WiFi encoder module
ofdm_conv_encoder	OFDM convolutional encoder module
ofdm_puncturer	OFDM puncturer module
ofdm_interleaver	OFDM interleaver module

Alternative Modules

- >> OFDM WiFi encoder module <<
- OFDM WiMAX encoder module

Refresh

Change

(H)ASIM Module Hierarchy

File Edit Model Module Help

Search

Name: Unpipelined QEMU FAST Model

Description: Unpipelined QEMU FAST Model

Attributes: simple qemu fast hasim Autoselect

Type	Implementation
hasim_system	Hasim - Hardware (fpga) based system
hasim_chip	Uniprocessor chip
hasim_cpu	Hasim Unpipelined CPU
hasim_memory	magic memory
hasim_funcp	Hasim to FAST functional partition wrapper
fast_funcp	FAST Functional Model
hasim_isa	Hasim - SMIPS ISA
hasim_common	Hasim Common Library
hasim_fpgaenv	Hasim/FAST combined FPGA Environment
platform_interface	Hasim Platform Interface
virtual_platform	Hasim/FAST Virtual Platform

Alternative Modules

- Hasim functional partition
- Hasim functional partition semantic model
- >> Hasim to FAST functional partition wrapper
- SMIPS Functional Partition
- SMIPS New Functional Partition

Name: Hasim to FAST functional partition wrapper

Description: Hasim to FAST functional partition wrapper

Attributes: Hasim_to_FAST_functional_partition_wrapper qemu fast hasim

Provides: hasim_funcp

Requires: fast_funcp

Filename: modules/functional/qemu-fast/qemu-fast.awb

Public: Hasim2FAST.bsv

Private:


Parameters:

Refresh Change

Module Interfaces

- Plumbing Modules
- Algorithm Modules
- Message Modules
- Library Modules

AWB Operation




Build Features


- Model level parameter specification
- Automatic Makefile creation from templates (L2)
- Bluespec module dependence analysis
- Easy to specify synthesis boundaries (L3a)
- Support for parallel builds (L3b)
- Allows BDPI and Verilog modules (L7)
- Support for hybrid hardware/software modules
- Targets bitfile, iverilog, Bluesim



Communication: A modularity speedbump



Soft Connections: Flattening the speedbumps



Soft Connections


- Use “ModuleCollect” to collect connection names:

```
let my_con <- mkConnection_Send("dec_to_exe");
```

- Use static elaboration to find/join ends. Pseudo-code:


```
let cons <- getCollection(toplevel);           //Get the connections
match {.sends, .recs} = splitConnections(ld);  //Split into sends, recs
match {.dang_sends, .dang_rec, .cncts} = groupByName(sends, recs);
foreach {.send, rec} in cncts
    mkConneciton(send, rec);
if (dang_sends != nil || dang_rec != nil)
    error "Dangling Connections at top level!"
```

Connections



Connections Across Synthesis Boundaries (L3)

4. Use the previous scheme to connect as normal



Acknowledgments

- David Goodwin
- Artur Klauser
- Martha Mercaldi
- Toni Juan
- Srilatha Manne
- Nate Binkert
- Shubu Mukherjee
- Angshu Parashar
- Ramon Matas
- Arvind
- Saila Parthasarathy
- Krishna Rangan
- Brian Slechta

Soon...

<http://asim.csail.mit.edu>





Backup