LABORATORY FOR COMPUTER SCIENCE




MASSACHUSETTS INSTITUTE OF TECHNOLOGY

A Processor Module for Data Flow Computer Development

Computation Structures Group Memo 176 May 197921 March 1986

Ephraim M. Vishniac

Thesis submitted in partial fulfillment of the requirements for the degree of Bachelor of Science in the Department of Electrical Engineering and Computer Science, MIT.



Frontispiece: A Data Flow Operator

Table of Contents

Title	page	1
Abstract		2
Frontispiece		3
Table of Contents		4
Table of Figures		5
Table of Tables		6
Introduction		7
Design Objectives		11
Basic Design Decisions		11
Processor Module Overview		12
Arithmetic and Logic Unit		15
Status and Shift Control Unit		15
Sequence Control		18
Input/Output		20
Main Memory		20
Timing		23
Microcode Format		24
Sample Microcode		26
Microprogram Loading		26
Alternatives		33
Summary		34
Appendix A: Am2903 Instructions		46
Appendix B: Am2904 Instructions		49
Appendix C: Am2910 Instructions		51
Appendix D: Sample Microcode Commenta	ry	52
Bibliography	!	55

Table of Figures

Frontispiece	page	3
1. A Data Flow Computer		8
2. Reset Signalling		9
3. A 2x2 Router Module		10
4. Processor Module Block Diagram		13
5. ALU Block Diagram		16
6. Status and Shift Control Unit		17
7. Microprogram Sequencer and Address Selection L	ogic	19
8. I/O Block Diagram		21
9. Main Memory and Address Registers		22
10. Clock Cycle		23
11. Microcode Format		25
12. Sample Microcode		27
13. Program Loading Logic		31
14. Program Loading Timing		32
15. ALU Details		35
16. Status and Shift Control Details		36
17. Sequencer Details		37
18. I/O Details		38

Table of Tables

Table of	Contents	page	4
Table of	Figures		5
Table of	Tables		6
Table 1.	Microcode-Derived Signals		40
Table 2.	Microcode Field Definitions		41
Table 3.	Micro-Instruction Types		44

Introduction: Data Flow Computation

A computer based on data flow principles executes instructions in response to the arrival of their operands. Thus there need be no sequential control flow such as one finds in a conventional computer. A consequence of this is the possibility of highly parallel operation, given a suitable machin architecture and an appropriately expressed program.

Member of the Computation Structures Group are currently working to provide both of these. A broad introductio to their work may be found in [1]; this paper will pursue a relatively narrow question of hardware implementation.

The design of the data flow computer currently under development is shown schematically in figure 1. Each of the cell blocks shown contains some number of cells, together with a single bolock manager. These cells contain templates of operation packets, the units from which data flow programs are constructed. Each cell contains an operator, space for operands, and a list of result destinations. The block manager is responsible for discovering which cells are enabled, i.e. which operators have received all their operands.

Whenever the block manager finds such a cell, it must take action to see that the specified operation is performed. Rather than execute the operation itself, it makes a completely self-describing packet from the cell. It then dispatches this packet into its associated arbitration network.

The purpose of the arbitration networks is to route operation packets, according to the operators they contain, to appropriate processors. Since the packets are completely self-




Figure 1: The major components of a data flow computer. The n cell blocks are identical, as are the n arbitration networks and the n sets of k processors. Each of the k processors within a set—is different, however.

describing, the arbitration networks are delivering to the processors a stream of executable instructions: operators, their operands, and the addresses of cells for which the present results will become operands.

After executing the operation specified by a packet, a processor uses the result of the operation and the destination addresses to create result packets. These are dispatched into the distribution network, which sorts them according to their destinations.

The purpose of the distribution network is to effect the distribution of results, which will become the operands of successors of the cell just processed. The network delivers result

packets to appropriate cell blocks; the block managers distribute results within their respective blocks and check for newly enabled cells.

Two things are implicit in the above discussion: one is the use of local control to achieve concurrent operation; the other is the specialization of processors. Both of these present problems for implementation: local control calls for coordination of asynchronous activities; specialization suggests difficulties in hardware design.

The problem of coordination is solved by use of a uniform communication scheme. All communication between sections is by transmission of packets, and all packets are sent in a single byte-serial format. Transmission of each byte is coordinated by reset signalling (figure 2); an additional data line is used to mark the final byte of each packet.




Figure 2: Reset signalling. Data is valid from the time the sender signals "ready" (1) until the receiver signals "ackowledge" (2). Signalling events must occur in the order shown, but may take any length of time.

The difficulties of specialization are attacked by stressing the similarities, rather than the differences, between funtional units. Both the arbitration and distribution networks, for instance, route packets according to information contained in those packets. Both, in fact, can be built from the same basic building block, a module call a 2x2 router (figure 3). Such a module recieves packets on its two input ports and re-transmits them on its two output ports. Rather than simply pass them straight through, however, it chooses the path of each packet according to the first bit of its first byte. If the desired path is blocked by another packet already in progress, the router delays the new packet until its path is free. Such a router has already been designed and partially built by John Redford (see [2]).




Figure 3: A 2x2 router module. Packets received on the two input ports are routed according to the first bit of their first byte.

Similarly, the cell blocks and all the processors have in common the need for some memory for cell or packet storage, and some processing capability for cell management or instruction execution. Also, processors and cell blocks will both send and receive packets to and from networks built of 2x2 routers: identiacl input/output facilities seem called for.

With these similarities in mind, the purpose of the project was to design a general-purpose processor module. This module must be suitable for use in a packet communication architecture and must be programmable as a cell block or as any one of several specialized types of instruction processors.

Design Objectives

As mentioned above, the basic requirements for the processor module were programmability and some capacity for packet communication. For a cell block, the program will involve both logic operations (such as setting and testing of flags), and integer arithmetic. The program for an instruction processor might additionally involve signed multiplication and division, and "floating point" operations. So, the processor hardware should facilitate all of these operations. Also, I/O handling should not be too cumbersome: the processor should be able to devote most of its time to computation.

More general design objectives were speed (i.e. rapid program execution), low chip cound, and moderate cost.

Basic Design Decisions

Two basic approaches to processor module design were considered: use of a single-chip processor; and use of bit-slice


components. A single-chip processor presented advantages mostly in ease of design. A module based on such a chip would be quite simple, cheap, and could make some use of pre-existing software for the processor chip chosen. Unfortunately, the fixed instruction set might prove awkward and slow for packet communication. Use of bit-slice components, although more complicated, presented advantages in speed and flexibility.

Processor width was the next major issue considered. Greater width (i.e. wider data paths) offered the potential for greater computational speed, but data handling was simplest with a processor whose width matched the I/O port width: eight bits. To overcome the limitation this imposes on address space, the address register was split into two separate registers of up to eight bits each. This provides up to sixteen bits of address at the cost of one additional processor cycle for register loading.

Finally, the processor module was designed with the idea that it would be programmed in microcode, not that the microcode would support some higher-level instruction set. This was done to simplify the processor and to preserve its advantages in speed and flexibility over a microprocessor-based module.

Processor Module Overview

In normal operation, a processor module uses exactly the same external connections as the 2x2 router shown in figure 3. (Additional connections, used for microprogram loading, are explained in the section on program loading, below.) Figure 4 illustrates the internal structure of the processor module. This section presents basic information about the major data and control paths; following sections discuss the various parts



of the processor in detail.

The module receives packets (byte-by-byte) via two input ports, each of which is connected to the "B" bus. The B bus can be read both by the main memory and by the ALU, so incoming packets can be built up in memory or processed immediately.

Besides the input ports, the ALU, the status register, and the I/O status lines are also sources of data for the B bus. In addition to the main memory and the ALU, the two parts of the address register and the sequencer selection logic are B bus destinations. The memory address registers are loaded from the ALU; the status register and I/O status can be read by the ALU. Certain sequencer instructions use data from the B bus for multi-way dispatches.

The module transmits packets (again, byte-by-byte) via the two output ports, each of which is connected to the "Y" bus. Both the main memory and the ALU can place data on the Y bus; this bus is also used to transmit data from the memory to the ALU. As implied above, the B bus is used to transmit data from the ALU to the memory.

The module is controlled during each instruction cycle by the contents of the micro-instruction register. This register is loaded at the beginning of each cycle with the instruction selected by the sequencer during the previous cycle. The sequencer selects the next micro-instruction using not only the current instruction, but also information from the status register and from the B bus if appropriate.

Arithmetic and Logic Unit

The ALU consists of two Am2903 4-bit processor slices. The Am2903 was chosen for its flexible architecture and extensive instruction set. The Am2903 contains sixteen general purpose registers, one special register, and selection logic permitting the use of a wide variety of operand sources for computations (figure 5). Beyond the standard arithmetic and logic instructions, it has operations useful in signed multiplication and division as well as in floating point arithmetic (see Appendix A).

The various control and address lines of the ALU (EA, OE, Y) IEN, IO-I8, OE, Aadr, and Badr) as well as the direct data bits (Direct Data 0-7) are all derived from the current micro-instruction. The four status outputs (Z, OVR, N, and CO) go to the status and shift control unit, which is the source of the carry in (CI) signal. The four shift I/O lines (SIO, SIO, QIO, and QIO,) are also connected to the status and shift control unit. Finally, the DB and Y I/O pins of the Am2903's are connected to the corresponding B and Y bus lines. Thus, these busses are actually extensions of ALU internal busses.

Status and Shift Control Unit

The processor status and shift control unit consists of a single Am2904 chip. The Am2904 contains two four-bit status registers (only one of which is used in this design), condition code generation logic, shift connection logic, and carry in generation logic. The effective configuration of the Am2904 is shown in figure 6; unused portions and permanently set control





Figure 5: Internal organization of the arithmetic and logic unit (ALU). The ALU is built from two Am2903 chips; details of their arrangement are shown in figure 15.



* Denotes an internal signal.

Figure 6: Internal arrangement of the status and shift control unit. This unit is built from a single Am2904 chip, as shown in figure 16.


lines are not indicated.

The various control signals to the Am2904 ($I_0^{-1}_3$, $I_6^{-1}_{10}$, I_{11} , I_{12} , SE, CE, and OE_Y) are all derived from the current micro-instruction (see Appendix B for the Am2904 command set). The four status inputs (I_1 , I_2 , I_3 , I_4 , I_4 , I_4 , I_5 , I_5 , I_6 , I_7 , I_8 ,

Sequence Control

The sequence of microprogram execution is controlled by an Am2910 Microprogram Controller together with some external selection logic (figure 7). The single-chip sequencer provides for a twelve bit micro-adress and includes a program counter register, a five deep push/pop address stack, and a register/counter for loop control.

The Am2910 instruction (I_0-I_3) and condition code enable $(\overline{\text{CCEN}})$ come from the current micro-instruction, as does the register load $(\overline{\text{RLD}})$ signal used by both the Am2910 and the selection logic. The condition code input $(\overline{\text{CC}})$ is the Am2904 CT output. The "D" inputs (D_0-D_{11}) are used for fixed jumps and register loading; these come from the microcode. The B bus is used for variable jumps (multi-way dispatches) and variable register loads. (See Appendix C for the complete sequencer command set.) The reset signal $(\overline{\text{RST}})$, an externally generated signal used to reset the entire processor, forces the Am2910 instruction to zero when active.



Input/Output

The input and output ports (figure 8) are built from standard logic chips. JK flip-flops are used to hold the state of the port and to carry out the external signalling; only a summary of the port state is available to the processor. For each input port, there are two status lines, one to indicate that the last byte of a packet is ready and one to indicate that any other byte of a packet is ready. For output ports, the single status line is used to indicate that the port is clear, i.e. that a byte can be sent.

Each input port simply buffers the current byte onto the B bus when read, while each output port has a register to hold the current byte. Reading from an input port also generates an acknowledge signal to the sender as part of the reset signalling. Similarly, writing to an output port sets the ready signal to the receiver. For both types, the rest of the "handshake" sequence requires no processor control.

Apart from the external communication signals, all I/O control signals come from the current micro-instruction. The I/O status signals aren't used directly as processor control signals, but can be used by the ALU to generate jump conditions or by the sequencer to control multi-way dispatches.

Main Memory

The main memory for the processor and the associated memory address registers are shown in figure 9. Since the size and access characteristics of the memory will depend on the specific application of the module, the memory itself is shown only schematically. Data is written into memory from the B bus and read




Figure 8: Input and output ports. The detailed design of the I/O ports, built from standard logic chips, is shown in figure 18.




Figure 9: Main memory and address registers. Since memory will depend on the particular application, main memory is shown only schematically.

from memory onto the Y bus. So, data can come from either the input ports or the ALU, and can go to the ALU or to either output port. All control signals for the memory and memory address registers come from the current micro-instruction.

Timing

An instruction cycle begins when the clock signal changes from low to high and ends when it does so again (figure 10). Throughout the processor module, registers, flip-flops, and memory are written to while the clock is low and change their outputs when it goes high again. So, the first part of the clock cycle (when the clock is high) provides for the propagation and settling of signals through combinational logic, while the second part enables writing to memory elements.

Before a new instruction can be selected, all inputs to the sequencer must be stable, including the condition code input. If the condition code depended on the current operation, the selection of the next instruction would be delayed until the ALU output was stable. Instead, the condition code is generated from the contents of the previously loaded status register, so the ALU operation and sequencer operation can proceed in paral-




Figure 10: The processor module clock cycle. Most propagation and settling delays occur while the clock is high; all memory elements are written while the clock is low or at the rising edge.

lel. One consequence of this is that conditional branches can be made only on pre-tested conditions, but the speed advantage of this architecture more than offsets the inconvenience. This arrangement, known as a one-level pipeline based architecture, is discussed and compared with other architectures in [3].

Microcode Format

The microcode is the source of the overwhelming majority of control signals in the processor, as well as of some data signals. Signals derived from the current micro-instruction are summarized in table 1. To specify each of these signals independently in each micro-instruction would have been not only expensive (in terms of microcode memory), but also unnecessary.

Figure 11 illustrates how the microcode format was condensed. First, fields that were unlikely to be specified in the same instruction were overlapped. A full twelve-bit jump address, for example, is fairly rare. Direct data removes the need for an "A" address (Aadr field), and is unlikely to be combined with a left or right shift. So, the jump address, direct data, shift mux, and Aadr fields were combined as shown.

Another saving came from the encoding of some mutually dependent control signals. A number of signals affect the state of the B bus, but relatively few combinations of them are useful. So, control of the B bus is exercised through the encoded "C" field and the I/O enable (IOEN) bit, rather than by control of the individual signals involved. By these methods, the microcode width was substantially reduced with only a minor loss of flexibility.

	1	5	6	/3		l i	28		32		35	\$
O.	'04 inst.	Aadr	بهد	tos inst		'04 inst.	0%	10 inst. 12 C 2 0 12 12 1€	N3	J	<u>3</u> 0 EN	N.
	I_3 I_6	A3	Ao B3 Bo I8	78			to I3	H	<u>ပ</u> ကာ	, 52 63	N S S	I II
7		-						*				0
ď	durect DA ₇	data DAo		no shifts	fts			*				न
6	<i>D</i> ,,	$D_{m{q}}$		no shifts	fts		E,	AAA				0
'	D,,	20		no shifts	fts		ن ن	CJV 6				0
5.	ρ,,		Do	U	8		*	*		·	1	111
9			any	Jo	of above				0	0 port write 0	0 /	
I F.			any	Jo	above				~	trod 1201	_	·
∞i	D,, D8	Aadr	Badr	no shifts	ifts			*		0 / / /	0	
	1	5	6	13		77	78	F)	32		36	40

-25-

*Any of 8, A, D, or E (hexadecimal). Also 4, if register/counter contents need not be saved.

**Not 2, 6, 8, A, D, or E. Only the remaining instructions use a full twelvebit "D" field.

Line 0 gives the default field names. Line 1 ilkinds of jumps, while 6 and 7 detail the I/O fields. Line 8 gives the format lustrates the restrictions on a general arithmetic instruction; line 2 shows arithmetic with direct data. Lines 3, 4, and 5 show the formats for various for loading the register/counter with a computed variable. Figure 11: Microcode format.

The meaning of the various microcode fields shown in figure 11 is given in table 2; the different types of micro-instructions are summarized in table 3.

Sample Microcode

Figure 12 shows a sample of microcode for the processor module. The code fragment shown is the service portion of an I/O handler for the module; it polls the I/O ports and services (if necessary) those that are marked as active.

When called (by a "jump subroutine" to DISPATCH), this code reads the I/O status and masks the status with the contents of ALU register zero. If the result is non-zero, indicating that I/O service is needed, an eight-way dispatch to the specific service routines follows. Otherwise, the routine returns to its caller.

Since the two highest-order I/O status bits are necessarily zero, there are actually only six I/O service routines: IO and II for input bytes other than the last of a packet; OO and OI for all output bytes; and LIO and LII for input bytes which are last in their respective packets. Each routine either returns to DISPATCH+1 (if more I/O service is required) or to the original caller. A detailed exegesis of the sample microcode is given in Appendix D.

Microprogram Loading

Usually, the microcode for a processor is stored in readonly-memory, because it is only infrequently changed. Since this processor module is designed for the purpose of implementing an entirely new machine, however, it seems likely that the micro-

		Υ	_			-										·							 .		 	
	Comments	O O PUSH 1 RIOS O O O O RIE-RON I/O Status; load	10 8 way dispatch if RI #0	else return to coller		Jump to appropriate	HIO SON ISO CONTINOS						224 00 1 0 0 Nawer address - R2; R2 - R2 + 1	higher address e- RZ	CONT 1 2 00001 mask bit 0 of RI: load statis rea	mem + inout byte loss of R1 #0	CRTH 1 2 00/10 diseratura		II is identical to IO	with the substitution of	R4 for R2 and R5 for R3,	and the change of 62.	(which marks bit 0) to "61."	(which will mask bit 1).		
1	V3	0	0	0		0						1	<u>)</u>	0	=	0	0	\vdash	-			<u> </u>			 	
<u> </u>	<u> </u>	0	-			-		•				•	C	~	0	-	_									
2	או היי	0		00		_	_				-		_	<i>'</i> <	0											
Na	707	0	0	0		01100							2	0	0	_	0									
J	C, C,C,S	SOIY	a			૪					-		477	VH7	3	100	r				-			*		
M	<u> </u>	1	0	-		-	_	_	_	-	_	Ţ.	=	7	1	0	-								 	
0/.	I3-0	Push	C3V0	CRTH		JRP	_				-			CONT	CONT	d007	CRIM									
4	I3-0	0	7	0		0					-	<	- 1	0	0	4	0									
0	I,12-4	0	0	0		0					-	-	,	0	0	0	0					*			 	7
	Lo	0	0	0		٥					-	(2	0	0	0	0									
_	IAI	U	∞	œ		00					-	7	,	∞	J	8	%	-								
50,	I8-5	ų	ပ	J		. ں					-	4		J	L	J	J			•		_				\dashv
48	B3-0	ન	7	0		Ĥ	TT.	00	70	707	H	r	7	3	ч	0	0									_
Of Andr But	A3-0	0	VC-	0		T		T	T			C	>	0	3	0	0							 -	 	1
70	19-6	ત	-ZOSVC-	ત્ય				1	1			ر	8	7	1	7	R		:	-					 ····-	1
	label Ig-6 A3-0 B3-0 I8-5	DISPATCH				ZOSVC				- -		4		27					TT					_	 	

Figure 12a: Sample microcode, part 1 of 3.

		-,	Т		1	_	7	٠,	_	Т	1	Т	_T_		T		7-					 				
	THE THE TOTAL STATE OF THE	Comments	Nigher address + R7	Clear lower address	0 1 0 0 RIO = mem(R7,0)	0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	AC WAID (lest for A6 = A10)	1 1 0 1 1 K6= 1/0 Then go to 1.80.	1 1 0 0 t mask bit 2 of KI	2 0 0 1 1 0 0 mem (A 1, K6); loop 17 K1 = 0	0 / 0 1 mach 4th 3 ff an	So to the source of the source	Market Man (02 27): 1 4 1	Jose if DIAC	Olee Fat	U1013 1 350	01 is identical to 00 with the	Substitution of R9 and R8 for	R7 and R6. and the change	of "59." to "55."	•					
Ī	₩.	7 (5 0	5	0	3 6) (<u>-</u>	70	S C	4=		- C	<u>, </u>	C	,		-,	_	_		 				
	N3:	Z ·	<u> </u>	- (9) -	• •	-	> -	\ -	· c) -	•	-											
	æ. δ	2) }		2/2					•	0											
•	130	I	0	2	0 (> 0	2	2 9) -	0 0 0	0	0			0											
	ړې		C 4						C				-	1								 	_	·····		
	ن ر ل	ין בןינ	زا ز		7	10	\$ C	۲	4		3	d	0) }	ત											
7	רני	<u> </u>		•	- -	.]-		<u> </u>	0	-	5	-	0		/	-		,				 				
2	کی ک				L L	9 1	100	3 8	O d007	3	CONT /	TWC	ठ्ठ		CRIN											
\vdash	9	,	<u> </u>	7		1	١.	-				1	1_				<u> </u>	_				 				
3	14	اد) (O	14	ηC	7 3	0	0	0	7		0											
-	$\mathcal{I}_{l,j,1}$	0	c	9	> ~	0	6		0	0	0	0	0		0											
r	ور	C	2 0	1	10		c	20	0		_	_		\dashv		_									_	
	7		1	`				1		Ľ	0		0	_	9							 				
	, 1	×	*	>	• 3	8	d	ا د	00	~	J	J	ø		00											İ
,	785	J		L		. 1	(1 4	U	J	F	L.	c i		اں	\dashv				-						
 		-	+	-	+	\vdash		\perp	<u> </u>	\vdash			_		7	_				··- <u>-</u>		 				
4		4	C	Ş	2	6	9	1	0	0	0	7	0	_	0											
4.4	1 2	0	0	c	0	9		.59	0	0	59.	53	0	7,	0											\dashv
10.	-	~	1	-	+		#-	#	+-		H	1	— ~	\dashv	\dashv	+	•		·	_			<u> </u>			\dashv
2	- {	' (, ,	'	(3	18	L		a	4	1	1	<u>ر</u>	(7	_	:									
	Jabel	0									007						07									
	9	_									<u> </u>						_									
														-2												

Figure 12b: Sample microcode, part 2 of 3.

	72- 13-0 23-0 35 C.C. 8 R D 1 1 1 Comments	Mask bits Dand 4 of 80	0 0 1 0 0 hwer addr. + R2; R2+ R2+1	0 0 1 1 0 higher addr. + R3	mem (R3, R2) + input byte	mask bit 4 from R1; clear lower addr.	mem(R3,0) ← R2; 1000 if R1 ≠ 0	00110 dise return	LII is identical to LIO with The substitution of R5 and R4	Tor As and Ka, and the	and of 147 to 21.									
Γ	<u>∀2</u>	-	0	0	0	-	0	0				·								
!	<u> </u>	0	0	-	_	0	_	_												
	ay L	0	0	0	0	0	0	0												
1	703	0	0	0	_	0	0	0								 				
L	ر ر ر	7	477	VH7	100	CLA	3118M 0 4007	a												
	ئىن	-		1	1		0	-								 <u> </u>				
S	7 12	CONT !	CONT 1	CONT	CONT	CONT /	d007	STA												
7	730	0	0	0	0	0	h	0												
5	Zp-8	0	1	0	0	0	0	0												
	70	╻	0	0	0	0	0	0					•						-	
۰	FAZ	U	7	8	8	C	8	8			•	·····								
40,	185	F	T	J	C	F	J	J						<u> </u>	•••		_			
10	83.0 Igs	0	8	3	0	1	7	0										 -		
			0	٥	0	-47	0	0			•									
H0,	\ <u></u>		7	7	7		7	ሪ	:											
	label	017			i				727									 		


Figure 12c: Sample microcode, part 3 of 3.

code will change frequently and significantly as it is debugged and refined. So, provision must be made for loading the microprogram from an external source.

Figure 13 shows the additional logic necessary to control program loading. Most significant in these additions is the use of the disable signal (DSBL) to stop the usual operation of the processor. While the disable signal is active, the sequencer instruction will always be "continue" (unless the reset signal, too, is active) and the sequencer will use the externally supplied clock (CP2) instead of the module's clock (CP).

Figure 14 shows the timing of a program loading operation. With both reset and disable active, CP2 is cycled once to reset the sequencer and ring counter. Next, with only disable active, the first byte of the first micro-instruction is placed on the program load data lines and CP2 is cycled again. This sequence continues, with five bytes to every micro-instruction, until the entire microcode has been loaded. Because of the arrangement of the sequencer carry in (CI) input and the ring counter used to select memory bytes, the microprogram counter will increment only after every fifth byte is loaded. When disable is inactive (i.e. in normal operation of the module) the carry in input is always high, so the microprogram counter is normally incremented.

when the entire microprogram has been loaded, the reset signal is made active again and the disable inactive, so the processor is again running with its own clock. When the reset signal is released, the microprogram will begin execution with the instruction in location zero.



ENx is the write enable for mode byte x.

The 10 instruction logic yields: $I_{3-0} = 0$ (reset) if $\overline{RST} = 0$ = D (continue) if $\overline{RST} \cdot DSBL = 1$

= I3-0 from meade if RST. DSBL=1

Figure 13: Additional logic for microprogram loading. If used, the arrangements shown here supercede those shown in figures 6 and 17.




Figure 14: Timing for microprogram loading. The first negative-going (see figure 13). Pulses 2-6 load the five bytes of the first microtire program has been loaded, RST is held low (with DSBL high) long instruction. Since CI is high following pulse 5, the microprogram pulse of CP2 resets the microprogram counter and the ring counter So, pulse 7 enough for the processor clock to cycle at least once. starts the loading of the second micro-instruction. counter increments during the next cycle of CP2.

Alternatives

The processor described above is expected to be quite fast, because it will be microprogrammed, and will be reasonably economical in terms of chip count. There are some design alternatives, however, which could improve in one direction or the other, but probably not in both.

The first major alternative is the use of direct memory access (DMA) techniques for I/O. Instead of a single pair of memory address registers, there would be at least five: one for each port and one or more for the processor. The I/O port address registers would hold the memory address for the next byte to be received or transmitted. Additional registers would keep track of the number of bytes received or transmitted in a particular packet. Instead of needing service from the processor for every byte, the I/O ports would require service only before each packet, relieving the processor of a great deal of work. Memory access would have to be arbitrated so as to give absolute preference to the processor (preventing interruption of the program) and rotating preference to the four ports (to prevent any one from "hogging" the memory).


Unfortunately, such a DMA system would require a substantial number of chips (perhaps about twenty) if built of standard discrete logic. So, it does not appear as an economical alternative for a development system.


A second design alternative is precisely the one that was not pursued in this project: use of a single-chip microprocessor. Such a chip would replace the ALU, microprogram sequencer and selection logic, and the status and shift control unit. As was

mentioned very early in this paper, a module based on such a processor would probably run substantially more slowly than the processor module described above. If the single-chip processor were combined with specialized I/O ports and a DMA controller, however, it might regain some of that speed; how the resulting module would compare in speed and economy to the one developed in this project is an unresolved question.

Summary


The processor module described above, although it has highly specialized facilities for packet communication, has excellent facilities for general computation. Use of LSI parts keeps the chip count low, but the choice of bit-slice components provides flexibility. The pipelined architecture, as well as the use of bit-slice parts, allows for a very quick instruction cycle. Careful re-use and encoding of microcode fields makes the microcode fairly compact without greatly restricting the programmer. In short, the design presented meets the design objectives of flexibility, economy, and speed.





* $\overline{SE} = \overline{EA} + \overline{I_3} \cdot (\overline{I_0} \cdot \overline{I_1} + \overline{I_1} (\overline{I_2} \cdot \overline{O} \cdot \overline{I_0})) + RLD$, where $\overline{I_0} \cdot 3$ refer to the 2910 instruction bits, not the 2904 instruction bits. This disables the shift lines when the shift instruction field ($\mu IR \ I-4$) is used for another purpose.

Figure 16: Detailed status and shift control unit connections. The various control lines tied HIGH or LOW reduce the usable sections of the Am2904 to those shown in figure 6.






Figure 18a: Input ports 0 and 1. Note that reading the input ports causes an automatic acknowledge to the sender; the rest of the reset signalling sequence occurs automatically.




Figure 18b: Output port 0. Output port 1 is nearly identical, with suitable changes in signal names and the substitution of C2 for $\overline{C2}$, Y Bus 3 for Y Bus 2, and Y Bus 7 for Y Bus 6.

Area	Signal Name	# B:	its		
2903	A address	4			
	B address	4			
	Direct Data	8			
	EA, IEN, OE _Y , OE _B	4			
	I ₀ -I ₈ (instruction)	9			
2904	SE, OE _Y , CE _M	3			
	¹ 0-3' ¹ 6-9' ¹ 11-12	10)		
2910	I ₀₋₃ (sequence instruction)	4			
	CCEN	1			
	D ₀₋₁₁ (jump address)	12			
1/0	write output byte	1			
	write last output byte	1			
	read input byte	1			
_	read I/O status	1			
	select I/O port	1			
Memory	load higher address	1			
	load/clear lower address	2			
	read/write	2	(total:	69	bits)

Table 1: Summary of Microcode-Derived signals.

<u>Field</u>	Name	Description
1-4	'04 inst.	Bits 6-10 of the Am2904 instruction are the
	¹ 9 ~ 6	shift linkage mux instruction. However, bit
		10 is the same as Am2903 instruction bit 8.
		These bits are used as the shift mux bits
		only if $\overline{EA}=0$ (no direct data) and the Am2910
		instruction is 8, A, D, or E.
5-8	Aadr	The Am2903 "A" address, provided $\overline{EA}=0$ and the
		sequencer instruction is 8, A, D, or E.
1-8	Direct	Data for the Am2903 DA input port, if $\overline{EA}=1$.
	Data	Used for arithmetic constants and logical
		masks.
9-12	Badr	The Am2903 "B" address, if the sequencer in-
		struction is 2, 6, 8, A, D, or E.
1-12	Jump	The Am2910 "D" input data. Only the first
	Address	(i.e. most significant) four bits are used
	D ₁₁ -0	for a variable register load; the last eight
		bits are read from the B bus. The first
		eight bits are used for the JMAP (16-way dis-
		patch) and CJV (8-way priority dispatch) in-
		structions; these take their last four bits
		from the B bus. All twelve bits are used
		for other instructions that use the D input.
13-21	'03 inst.	The Am2903 instruction.
	¹ 8-0	

Table 2a: Microcode field definitions. Part 1 of 3.

<u>Field</u>	<u>Name</u>	Description
22-27		Bits 3-0 of the Am2904 instruction select the
	^I 12-11	condition code to be generated; bits 12-11
	13-0	control the carry in bit generated.
28-31	'10 inst.	The Am2910 microprogram sequencer instruction.
	¹ 3-0	
32	CCEN	Condition code enable for the Am2910.
		Active low.
33 - 35	^C 1-3	If IOEN=0,
	_	C B Source B Dest. Mnemonic
		0 I/O status ALU (DB port) RIOS
		l status reg. " RSR
		2 ALU (DB) (none) (default)
		3 " (clear lower addr. reg.) CLA
		4 " higher addr. reg. LHA
		5 " lower addr. reg. LLA
		6 " memory input WRITE
		7 " 2910 counter RLD
		If IOEN=1, the current instruction is an I/O
		instruction. C=0xy is input; C=1xy is output.
		For both, x selects the input or output port
		to be used. For input, y indicates whether
		the input byte is written to memory. For
		output, y indicates whether the byte being
		sent is the last one in a packet.
3 6.	IOEN	I/O enable. Indicates an I/O instruction.

Table 2b: Microcode field definitions. Part 2 of 3.

Field	Name	Description
37	RD	Selects source of Y bus. RD=1 selects main
		memory (<u>read</u>); RD=0 selects the ALU Y port.
38	CE	Enables loading of the status register.
		Active low.
39	IEN	ALU <u>instruction enable</u> . Enables write to
		the B address, Q register, and sign FF, if
		specified by the instruction. Active low.
40	EA	Selects the "R" source for the ALU (see
		figure 5). $\overline{\mathrm{EA}}$ =0 selects the "A" memory
		output; $\overline{EA}=1$ selects the DA input port (i.e.
		the direct data field, see above).

Table 2c: Microcode field definitions. Part 3 of 3.

- 1: General Arithmetic. The Am2910 instruction is restricted to 8, A, D, or E because these four instructions do not use the "D" input. So, the first bits of the micro-instruction are awailable for use as the shift mux field. It is possible to use 4 (PUSH) as the sequencer instruction also, but the register/counter will be loaded conditionally with the first twelve micro-instruction bits. Also, the shift mux will be disabled (\overline{SE} =1), so the shift mux field will have no effect. A general arithmetic instruction may include I/O (see below).
- 2: Arithmetic with Direct Data. This is very similar to General Arithmetic, but $\overline{EA}=1$ causes the DA input instead of the A memory output to be used as operand "R" (see figure 5). The shift mux is disabled and the "A" address is irrelevant, so the first eight instruction bits are used as the source of the direct data.
- 3: Computed Jump (16-way dispatch). Use of Am2910 instruction 2 (JMAP) enables the MAP selection line. The eight high order bits of the jump address are the first eight micro-instruction bits, but the last four bits are read directly from the B bus. Again, the shift mux is disabled. Also, since the "A" address cannot be independently specified, the Am2903 instruction should not use the R operand.
- 4: Priority Dispatch (8-way dispatch). Use of the Am2910 instruction 6 (CJV) enables the VECT selection line. The eight high order bits of the jump address are just as for JMAP, but the last four bits are a zero followed by the number of the least significant non-zero bit on the B bus.

Table 3: Microcode Instruction Types. Part 1 of 2.

- 5: General Jump (or fixed register load). All other sequencing instructions which use the Am2910 "D" inputs (D₁₁₋₀) enable the PL selection line, which selects the first twelve micro-instruction bits. This allows for all varieties of jumps to fixed locations, as well as for loading the register/counter with a fixed number.
- 6: Input. I/O instructions are marked by IOEN=1; input is distinguished further by $C_1=0$. For an input instruction, C_2 selects the particular port (0 or 1) and C_3 specifies if the input byte is to be written to memory.
- 7: Output. For output, $C_1=1$, C_2 selects the particular port, and C_3 indicates whether the current byte is the last of a packet. I/O instructions may be combined with all of the preceeding instruction types, but not with the one following.
- 8: <u>Variable Register/Counter Load</u>. If a variable load of the Am2910 internal register/counter is specified (see "C" field definition, Table 2), bits 1-4 of the current micro-instruction are used the highest order "D" inputs (D₁₁₋₈). The remaining eight bits are read from the B bus. The Am2910 instruction is restricted to those codes which do not use the "D" inputs, although one might be able to achieve some tricky effects by ignoring this prohibition.

Table 3: Microcode Instruction Types. Part 2 of 2.

Appendix A: Am2903 Instructions

The following tables summarize the operation of the Am2903; see [3] for more detailed information and application notes.

ALU OPERAND SOURCES

EA	10	ŌEB	ALU Operand R	ALU Operand S
Ĺ	L	L	RAM Output A	RAM Output B
L	L	н	RAM Output A	DB ₀₋₃
£	Н	x	RAM Output A	O Register
н	L	L	DA ₀₋₃	RAM Output B
Н	L	н	DA ₀₋₃	DB ₀₋₃
Н	Н	X	DA ₀₋₃	Q Register

L = LOW

H = HIGH

X = Don't Care L = LOW

ALU FUNCTIONS

14	l ₃	l ₂	I ₁	Hex Code	ALU Functions
L	L	Ł	L	0	t ₀ L Special Functions
L	L	L	Н	1	F = S Minus R Minus 1 Plus C _n
L	Ĺ	Н	L	2	F = R Minus S Minus 1 Plus C _n
L	L	Н	Н	3	F = R Plus S Plus Cn
L	Н	L	L	4	F = S Plus Cn
L	Н	L	Н	5	F = S Plus C _n
L_	Н	Н	L	6	F = R Plus Cn
L	Н	H	Н	7	F = R Plus Cn
Н	L	L	L	8	F _i = LOW
Н	L	L	н	9	Fi = Ri AND Si
H	L	Н	L	A	Fi = Ri EXCLUSIVE NOR Si
Н	L	Н	Н	В	Fi = Ri EXCLUSIVE OR Si
Н	н	L	L	С	Fi = Ri AND Si
Н	Н	Ĺ	Н	D	Fi = Ri NOR Si
Н	Н	Н	L	E	Fi = Ri NAND Si
Н	Н	Н	н	F	$F_i = R_i OR S_i$

H = HIGH

i = 0 to 3

ALU DESTINATION CONTROL FOR I0 OR I1 OR I2 OR I3 OR I4 = HIGH, IEN = LOW.

				1		SIO	3	Y ₃		Y2		-					T	7
18	17	16	¹ 5	Hex Code	ALU Shifter Function	Most Sig. Slice	Other Slices	Most Sig. Slice	Other Slices	Most Sig. Slice	Other Slices	Y ₁		510		Q Reg & Shifter	İ	
		Ĺ	Ł	O	Arith F/2 →Y	Input	Input	F,	SID				Yo	2100	Write	Function	OIO3	CHO
	L	L	н	1 '	Log F/2 →Y	Input	Input	SIO,		SIO ₃	F ₁	F2	F ₁	F ₀	L	Hold	HirZ	Hi-Z
L	ı,	н	ı	2	Arith F'2 +Y	Input	tnout	. ')	SIO	F,	F,	F ₂	F,	F ₀	Ł	Hold	Hiz	HI-Z
L	Ł	н	н	3	log F2⊶Y	Input	Input		SIO	SIO ₁	F,	Fo	j F ₁	Fo	Ł	Log Q/2→Q	Input	Q ₀
t	Н	ı	- 1	4	F .Y	Input		SIO,	SIO,	F ₁	Fit	Fp	∫F,	Fo	ι	Log Q/2→Q	Input	Qo
	Н	1	Н	5	F +Y	Input	frysut	- f	- ' -	F ₂	F ₂	Εį	$] \epsilon_0 = 0$	Parity	Ł	Hold	Hiz	
	Ħ	Ħ	ι	6	¹ F +∀		Input		1, 1	12	F,	F	$[\epsilon_{\alpha}]$	Panity	н	Log Q/2→Q	Input	Hi Z
	Н	н	н	7	F • Y	injari	Intent	- 4	F ₁	12 1	19	F.	+0	Parity	н	F-0		00
	ι	L		, 8	i Anth 2F →Y	Input	Input	F, 1	F, !	62	Fy	F ₁	+0	Parity	Ł	F→o	Mi Z	H-Z
	L	I.	н	9	Loog 2F ∙Y	F	F, į	F,	12	F ₁	F,	Fo	SIO	Input	Ĺ	Hold	Hr-Z	HeZ
	L	н	L	A	Arth, 2F -+Y	F., [F;	F ₂	Fy	F,	F,	Fo	SIOn	Input	Ĺ	Hold	Hr Z	Hi Z
	L	н	н	в	Log 2F →Y	F ₂	F.i	F; [F ₂	F,	F ₁	Fu	SIOn	Input		Log 20-6	Hi-Z	H-Z
•	н	L	L	С	F→Y	F ₃	F3	F ₂	F ₂	F,	F,	Fo	SIO	Input	· ·		Q ₂	_ input
	н	Ľ	н	D	F→Y	F ₃	F ₃	, F ₃	F ₃	F ₂	F ₂	F ₁	Fo	Hi-Z		Log 2O→O Hold	O3	Inout
	н	н	L	E		F,	F3 :	F ₃ [F ₃	F ₂	+-	F,	Fo	HI-Z			Hi-Z	Hr.Z
	н	н	н	F	SIO ₀ →Y ₀ , Y ₁ , Y ₂ , Y ₃	SIOo	SIO ₀	SIO	5100	SiOn	·		SIO			Log. 2Q →Q	_O ₃	Input
	_					_ F.,	F ₃	F ₃	F ₃	F ₂		7.+	F ₀	Input	+	Hold	HI-Z	Hi-Z
					0.0						٠		. 0	Hs-Z		Hold	Hi-Z	Hi-Z

Parity = $F_3 \forall F_2 \forall F_1 \forall F_0 \forall SIO_3$ ♥ Exclusive OR

L = LOW

Hi-Z = High Impedance

H = HIGH

SPECIAL FUNCTIONS: $I_0 = I_1 = I_2 = I_3 = I_4 = LOW$, $\overline{IEN} = LOW$

								SIO	3		0.0			
18	17	16	15	Hex Code	Special Function	ALU Function	ALU Shifter Function	Most Sig. Slice	Other Slices	SIO ₀	Q Reg & Shifter Function	Q10 ₃	QIO ₀	WRITE
L	L	L	L	0	Unsigned Multiply	F= S+C _n if Z=L F=R+S+C _n if Z=H	Log. F/2-+Y (Note 1)	Hi-Z	input	F ₀	Łog. Q/2→Q	Input	Ω ₀	L
L	L	н	L	2	Two's Complement Multiply	F=S+C _n if Z=L F=R+S+C _n if Z=H	Log. F/2→Y (Note 2)	Hi-Z	Input	Fo	Log. Q/2-+Q	Input	Ω ₀	L
L	н	L	L	4	Increment by One or Two	F=S+1+C _n	F→Y	Input	Input	Parity	Hold	Hì-Z	Hi-Z	L
L	н	L	н	5	Sign/Magnitude- Two's Complement	F=S+C _n if Z=L F=S+C _n if Z=H	F→Y (Note 3)	Input	Input	Parity	Hold	Hi-Z	Hi-Z	L
L	н	Н	L	6	Two's Complement Multiply, Last Cycle	F=S+C _n if Z=L F=S-R-1+C _n if Z=H	Log. F/2→Y (Note 2)	Hi-Z	Input	F ₀	Log. Q/2→Q	Input	Q ₀	L L
н	L	L	L	8	Single Length Normalize	F=S+C _n	F→Y	F ₃	F ₃	Hi-Ż	Log. 2Q-+Q	Q ₃	Input	ι
н	L	н	Ļ	A	Double Length Normalize and First Divide Op.	F=S+C _n	Log 2F→Y	R ₃ ∀F ₃	F ₃	Input	Log. 2Q→Q	Q ₃	Input	L
н	н	L	L	С	Two's Complement Divide	F=S+R+C _n if Z=L F=S-R-1+C _n if Z=H	Log. 2F→Y	R ₃ ∀ F ₃	F ₃	Input	Log. 2Q-+Q	Ω ₃	Input	L
н	н	н	Ł	E	Two's Complement Divide, Correction and Remainder	F=S+R+C _n if Z=L F=S-R-1+C _n if Z=H	F→Y	F ₃	F ₃	Hi-Z	Log. 2Q→Q	Q ₃	Input	L

NOTES: 1. At the most significant slice only, the C_{n+4} signal is internally gated to the Y₃ output.

2. At the most significant slice only, F₃ ♥ OVR is internally gated to the Y₃ output.

3. At the most significant slice only, S₃ ♥ F₃ is generated at the Y₃ output.

4. Op codes 1, 3, 7, 9, B, D, and F are reserved for future use.

L : LOW

Hi-Z = High Impedance

H - HIGH

 \forall = Exclusive OR Parity SIO₃ \forall F₃ \forall F₂ \forall F₁ \forall F₀

X Don't Care

Am2903 STATUS OUTPUTS

(Hex)	(Hex)				}	P/OVE	1	Ğ/N		1	Z	
18171615 X	14131211	lo	Gi (i · 0 to 3)	(I 0 to 3)	Gnia	Most Sig. Silce	Other Silces	Most Sig. Silce	Othe		Intermediate Silce	Least Sig Slice
X	0	Н	0	Ť	0	0	0	F ₃	G	$\overline{Y_0Y_1Y_2Y_3}$		1
	1	Х	Ā, ∧ S _i	Ā,∨s,	G V PCn	Cn13 ¥ Cn14	Ē	F ₃	Ğ		Y ₀ Y ₁ Y ₂ Y ₃	Y0Y1Y2Y3
×	2	X	₽, ∧ \$,	$R_i \vee \overline{S}_i$	G V PCn	Cn+3 y Cn+4		F ₃	6	$\overline{Y}_0\overline{Y}_1\overline{Y}_2\overline{Y}_3$	$\overline{\mathbf{v}}_{0}\overline{\mathbf{v}}_{1}\overline{\mathbf{v}}_{2}\overline{\mathbf{v}}_{3}$	$\overline{V}_0\overline{V}_1\overline{V}_2\overline{V}_3$
x	3	X	B, AS,	$R_i \vee S_i$	GVPCn	Cni3 V Cni4	Þ	F ₃	G	$\overline{Y}_0\overline{Y}_1\overline{Y}_2\overline{Y}_3$	$\nabla_0 \nabla_1 \nabla_2 \nabla_3$	$\nabla_0 \nabla_1 \nabla_2 \nabla_3$
×	4	X	. 0	s _i	GVPCn	Cni3 y Cni4	F	F ₃	<u>ਫ</u>	$\overline{\forall}_0\overline{\forall}_1\overline{\forall}_2\overline{\forall}_3$	$\overline{Y}_0\overline{Y}_1\overline{Y}_2\overline{Y}_3$	$\overline{Y}_0\overline{Y}_1\overline{Y}_2\overline{Y}_3$
X	5	X	0	S,	G VPCn	Cn+3 y Cn+4	ē	. *	, -	$\Delta^0 \Delta^1 \Delta^5 \Delta^3$	$7_0 \overline{7}_1 \overline{7}_2 \overline{7}_3$	$\nabla_0 \nabla_1 \nabla_2 \nabla_3$
×	6	X	0	R;	G VPCn	Cn+3 V Cn+4	ā	F ₃	Ğ	$\overline{Y}_0\overline{Y}_1\overline{Y}_2\overline{Y}_3$	$\overrightarrow{\nabla}_0\overrightarrow{\nabla}_1\overrightarrow{\nabla}_2\overrightarrow{\nabla}_3$	Ÿ ₀ ₹,₹ ₂ ₹ ₃
x	7	X	0	Ā,	GVPCn	·	5	F ₃	G	$\nabla_0 \nabla_1 \nabla_2 \nabla_3$	$\nabla_0 \nabla_1 \nabla_2 \nabla_3$	$\nabla_0 \nabla_1 \nabla_2 \nabla_3$
X	8	X	0	 	10	C _{n+3} ∀ C _{n+4}	L:	F ₃	Ğ	$\nabla_0 \nabla_1 \nabla_2 \nabla_3$	$\overline{Y_0Y_1Y_2Y_3}$	Ÿ ₀ Ÿ ₁ Ÿ ₂ Ÿ ₃
X	9	X	R; ∧ S;	 	† 		0	F ₃	G	Y0717273	$Y_0Y_1Y_2Y_3$	$\nabla_0\nabla_1\nabla_2\nabla_3$
X	A	x	R _i ∧S _i	A, V S	 0	0	0	F ₃	G	$\overline{Y_0Y_1Y_2Y_3}$	$\overline{Y_0Y_1Y_2Y_3}$	$\overline{Y}_0\overline{Y}_1\overline{Y}_2\overline{Y}_3$
X	В —	×	R _i ∧ S _i	Fivs;	 0	0	0	F ₃	ढ	$\overline{Y_0Y_1Y_2Y_3}$	$\nabla_0 \nabla_1 \nabla_2 \nabla_3$	$\overrightarrow{Y}_0\overrightarrow{Y}_1\overrightarrow{Y}_2\overrightarrow{Y}_3$
x	C	×	R;∧S;	1 1	 	0	Ö	F ₃	G	Y ₀ Y ₁ Y ₂ Y ₃	$V_0V_1V_2V_3$	$\nabla_0 \nabla_1 \nabla_2 \nabla_3$
X	D	x	R; ∧ S;	1	0	0	0	F ₃	Ğ	$\overline{Y_0Y_1Y_2Y_3}$	$\nabla_0\nabla_1\nabla_2\nabla_3$	$\overline{Y_0Y_1Y_2Y_3}$
X	E	×	R _i ∧S _i	 	0	0	0	F ₃	G	$\overline{Y_0Y_1Y_2Y_3}$	$\overline{Y}_0\overline{Y}_1\overline{Y}_2\overline{Y}_3$	$\nabla_0 \nabla_1 \nabla_2 \nabla_3$
- _x	F	×	R _i ∧S _i	<u> </u>	0	0	0	F ₃	G	V ₀ V ₁ V ₂ V ₃	$\nabla_0 \nabla_1 \nabla_2 \nabla_3$	$\nabla_0 \nabla_1 \nabla_2 \nabla_3$
· • · · · · · · · · · · · · · · · · · ·			0 if Z=L	<u></u>	0	0	0	F ₃	Ğ	Y0717273	$\overline{Y_0Y_1Y_2Y_3}$	
· · · · · · · · · · · · · · · · · · ·	0	L	R _i ∧s _i if Z=H	S; if Z=L R¡VS; if Z=H	GV PCn	Cn+3 y Cn+4	P	F ₃	- - - - - - - - - -	Input	Input	Y ₀ Y ₁ Y ₂ Y ₃
2	0	L	OifZ=L Ri∧SiifZ=H	S; if Z L	G ∨ PCn	1	p			<u> </u>		
4	0		See Note 1	R _i ∨ S _i if Z H See Note 2		C _{n+3} ¥ C _{n+4}	٦	F ₃	G	Input	Input :	00
4	_	_]		S; if Z L	G∨PC _n	Cn+3 VCn+4	百	F ₃	G	$\nabla_0 \nabla_1 \nabla_2 \nabla_3$	$\nabla_0 \nabla_1 \nabla_2 \nabla_3$	$\overline{Y}_0 \overline{Y}_1 \overline{Y}_2 \overline{Y}_3$
•	0	L	0 0 :1 Z L	Šį if Z. H	G∨ PCn	Cn 13 4 Cn 14	Ē,	F ₃ il Z L ₃ V S ₃ il Z H	G	S ₃	Input	Input
6	_	1	Ř _i AS _{i I} IZ H	S _i dZ L Ā _i VS _i dZ H	G∨PC _n	Cn+3 y Cn 14	Р	F ₃	Ğ	inpul	Input	
8			0	S;	See Note 3	02 ¥ 01	ē	03	<u></u>	2 4 <i>z</i> =		o _o
^	Q	· 1	0	s,	See Note 4	F ₂ ∀ F ₁	P	F ₃	6	Ō₀Ō₁Ō₂Ō₃	$Q^0Q^1Q^0Q^3$	©©™©2©3
2	0 	` ·	Ai∧Si itz L Ai∧Si itz H	RiVSi if Z=L RiVSi if Z=H	GVPCn	Cn+3 VCn+4	P	F ₃	<u>G</u>	See Note 5 Sign Compare	See Note 5	See Note 5
E	0	ַ [Ri∧Si il Z=L Ri∧Si il Z=H	H _i VS; if Z=L	G∨PC _n		ā			FF Output Sign Compare	input	Input
- 100			niviol il ZaH	R _i ∨S _i if Z=H	- 7 · On	C _{n+3} ¥ C _{n+4}	P	F ₃	G	FF Output	Input	Input

L = LOW = 0

H = HIGH = 1

V = OA

A= AND V = EXCLUSIVE OR

 $P = P_3 P_2 P_1 P_0$

 $G = G_1 \lor G_2 P_3 \lor G_1 P_2 P_3 \lor G_0 P_1 P_2 P_3$

 $C_{n+3} = G_2VG_1P_2VG_0P_1P_2VC_nP_pP_1P_2$

NOTES: 1. If \overline{LSS} is LOW, $G_0 = S_0$ and $G_{1,2,3} = 0$ If LSS is HIGH, G_{0,1,2,3} = 0

2. If LSS is LOW, $P_0 = 1$ and $P_{1,2,3} = S_{1,2,3}$ If LSS is HIGH, $P_i = S_i$

3. At the most significant slice, $C_{n+4} = Q_3 \forall Q_2$ At other slices, $C_{n+4} = G \vee PC_n$

4. At the most significant slice, $C_{n+4} = F_3 \forall F_2$ At other slices, $C_{n+4} = G \lor PC_n$ 5. $Z = \overline{Q}_0 \overline{Q}_1 \overline{Q}_2 \overline{Q}_3 \overline{F}_0 \overline{F}_1 \overline{F}_2 \overline{F}_3$

Appendix B: Am2904 Instructions

CONDITION CODE OUTPUT (CT) INSTRUCTION CODES.

I ₃ – 0	l ₃	l ₂	l ₁	lo	l ₅ = 1, l ₄ = 0
0	0	0	0	0	(MN + MOVR) + MZ
1	0	0	0	1	(M _N ⊙ M _{OVR}) • MZ
2	0	0	1	0	MN + MOVR
3	0	0	1	1	M _N ⊙ M _{OVR}
4	0	1	0	0	Mz
5	0	1	0	1	Mz
6	0	1	1	σ	MOVR
7	0	1	1	1	Move
8	1	0	0	0	M _C + M _Z
9	1	0	0	1	M _C ⋅ M _Z
A	1	0	1	0	M _C
В	1	0	1	1	Mc
С	1	1	0	0	M _C + M _Z
D	1	1	0	1	M _C ·M _Z
E	1	1	1	0	M _N
F	1	1	1	1	M _N

Notes: 1.

Represents EXCLUSIVE-OR

Represents EXCLUSIVE-NOR or coincidence.

See [4] for more information.

CARRY-IN CONTROL MULTIPLEXER INSTRUCTION CODES.

I ₁₂	111	l ₃	12	14	Co
0	0	Х	х	×	0
0	1	X	X	x	1
1	0	X	Х	х	Cx
1	1	0	X	х	Mc
1	1	X	1	×	M _C
1	1	Х	Х	1	M _C
1	1	1	0	0	M _C

CRITERIA FOR COMPARING TWO NUMBERS FOLLOWING "A MINUS B" OPERATION.

	For Un	signed Numb	ers	For 2's Complement Numbers					
		l ₃	-0		I ₃₋₀				
Relation	Status	CT = H	CT = L	Status	CT = H	CT = L			
A = B	Z = 1	4	5	Z = 1	4	5			
A≠B	Z = 0	5	4	Z = 0	5	4			
A · B	C - 1	A	В	N⊙OVR = 1	3	2			
А В	CO	В	Α	N ⊕ OVR 1	2	3			
A B	C • Z · 1	D	C	(N ⊙ OVA) - Z 1	1	0			
АВ	$\overline{C} + Z = 1$	C	D	(N ⊕ OVR) + Z = 1	0	1			

⊕ = Exclusive OR⊙ = Exclusive NOR

H = HIGH Note: For Am2910, the CC input is active LOW, so use $I_{3:0}$ code to produce CT = L for the desired test.

Register Load Operations

CE	I3-0	Operation
0	0-7, A-F	Normal Load
0	8,9	Load with inverted carry
1	(any)	No Load

SHIFT LINKAGE MULTIPLEXER INSTRUCTION CODES.

	_					- 			- 	·		DES.	 -	
	110	lg ——	18	ا ——	16	M _C	RAM	Q	SIO	o SIO _n	QIO	o QK	D _n Loaded into M _C	
	0	0	0	0	0		MSB LSB	MSB LSE		0	Z	0		
	0	0	0	0	1		-[=]-	·	Z	1	z	1		
	0	0	0	1	0		-[W ₀	z	0	z	M	, SIO.	
	0	0	0	1	1		-[=]-		z	1	z	SIC) _o	
	0	0	1	0	0		-	-(=)-	z	Mc	Z	SIC) _o	
	0	0	1	0	1	☐ w _N -	-[=]-		Z	M _N	z	SIO	0	
	0	0	1	1	0	0			Z	0	z	SIO	0	
	0	0	1	1	1	🖒			z	0	z	SIO	o QIOo	
	0	1	0	0	0				Z	SIO ₀	Z	Q10,	sio,	
	0	1	0	0	1				z	M _C	z	010,	SIO _o	
	0	1	0	1	0				Z	SIO	z	QIO,	,	
	0	1	0	1	1	rc -			z	l _c	z	SIO	,	
	0	1	1	0	0			- 	Z	Mc	z	SIO	QIO _o	
	0	1	1	0	1	<u></u>	OVR	-	Z	Q10 ₀	z	SIO	0100	
	0	1	1	1	0				z	IN # IOVE	z	SIO		
L	0	1	1	1	1	<u> </u>			z	0100	z	SIOo		
-	1	0	0	0	0	M5	B LSB	MSB LSB	0	Z	0	z	SIOn	1
	1	0	0	0	1	□ [<u>-</u>	+ - 1	 1	z	1	z	SIOn	
	1	0	0	1	0	□ +[0	z	0	Z		
	1	0	0	1	1	□ - [-1.		1	Z	1	z		
	1	0	1	0	0	<u> </u>			QIOn	. Z	0	z	SIOn	
'	1 1	0	1	0	1	□ - [QIOn	Z	1	z	SIOn	
1	1 (0	1	1	0		<u>-</u>		QIOn	Z	0	Z		
1	i (0	1	1	1				QIOn	Z	1	z		
1	1 1	1	0	0	0				SIOn	Z	QIOn	z	SIOn	
1	. 1	ł	0	0	1	<u></u>			Mc	z	QIOn	z	SIOn	
1	1	l	0	1	0	<u> </u>			SIOn	z	QIOn	z		
1	1	!	0	1	1	<u></u>	<u> </u>		Mc	z	0	Z		
1	1		1	0	0	<u> </u>			QIOn	z	M _C	Z	SIOn	
1	1		1	0	1		=](QIOn	z	SIOn	z	SIOn	
1	1		1	1	0				QIOn	z	Mc	Z		
1	1		1	1	1				QIOn	Z	SIOn	Z		

Appendix C: Am2910 Instructions

HEX			REG/ CNTR CON- TENTS	CCEN = L	FAIL DW and CC ≠ HIGH	PASS CCEN = HIGH or CC = LOW		REG/	
	MNEMONIC	NAME		Y	STACK	Y	STACK	CNTR	ENABLE
0	JZ	JUMP ZERO	х	0	CLEAR	0	CLEAR	HOLD	PL
1	CJS	COND JSB PL	х	PC	HOLD	D	PUSH	HOLD	PL
2	JMAP	JUMP MAP	×	D	HOLD	D	HOLD	HOLD	MAP
3	CJP	COND JUMP PL	×	PC	HOLD	D	HOLD	HOLD	PL
4	PUSH	PUSH/COND LD CNTR	х	PC	PUSH	PC	PUSH	Note 1	PL
5	JSRP	COND JSB R/PL	х	R	PUSH	D	PUSH	HOLD	PL
6	. cıv	COND JUMP VECTOR	×	PC	HOLD	ם	HOLD	HOLD	VEGT
7	JRP	COND JUMP R/PL	×	11	HOLD	D	ногр	HOLD	PL
_	RFCT	REPEAT LOOP, CNTH / 0	/ 0	F	HOLD	F	HOLD	DEC	PL.
8			- 0	PC	POP	PC	POP	HOLD	PL
	RPCT	REPEAT PL, CNTR / 0	/0	D	HOLD	D	HOLD	DEC	PL
9			0	PC	HOLD	PC	HOLD	HOLD	PL
Α	CRTN	COND RTN	×	PC	HOLD	F	РОР	HOLD	PL.
В	CJPP	COND JUMP PL & POP	х	PC	HOLD	D	POP	HOLD	PL
С	LDCT	LD CNTR & CONTINUE	×	PC	HOLD	PC	HOLD	LOAD	PL
D	LOOP	TEST END LOOP	×	F	HOLD	PC	POP	HOLD	PŁ
ε	CONT	CONTINUE	X	PC	HOLD	PC	HOLD	HOLD	PL
		TUDES WAY 50 ANOU	≠0	F	HOLD	PC	POP	DEC	PL
F	TWB	THREE-WAY BRANCH	= 0	D	POP	PC	POP	HOLD	PL ""

Note 1: If CCEN = LOW and CC = HIGH, hold; else load. X = Don't Care

The above table summarizes the Am2910 instruction set. Additionally, RLD forces loading of the internal register/counter regardless of the current instruction. See [3] for further details and application notes.

Appendix D: Sample Microcode Commentary

The microcode fragment shown in figure 12 is designed to poll the I/O prots and service those which are both servicable and marked as active.

The "active list" is maintained as a mask kept in register zero (RO). A particular port is listed as active if the bit(s) corresponding to its status bit(s) are set to one. Input port 0, for example, is marked by bits zero and four; output port one by bit three.

The first step of the microcode shown reads the I/O status (C=RIOS), masks it with RO (Aadr=0, '03 inst.=F,C,0), and writes the result in register one (Badr=1). The status register is loaded ($\overline{\text{CE}}$ =0), and the next address (i.e. DISPATCH+1) is pushed onto the stack ('10 inst.=PUSH). The PUSH instruction also conditionally loads the register/counter with the first twelve bits of the current micro-instruction, but this is an unimportant side effect in this case.

The next step does a conditional eight-way dispatch ('10 inst.=CJV). The dispatch is made if the result of the previous step (now the contents of Rl) was non-zero ('04 I₃₋₀=4). The First eight bits of the destination address are the first eight bits of the micro-instruction; the next bit is zero; and the last three bits are the number of the least significant non-zero bit on the B bus. Badr=1, so the contents of Rl are on the B bus. As a result, IOSVC must have an address whose last four bits are zero. It and the following five lines (since there are only six status bits) constitute a dispatch table for I/O service.

If the dispatch is not made, control goes to the next statement, which pops the address stack and jumps to that address ('10 inst.=CRTN). The jump will be to the previous instruction, the dispatch condition will fail agian, and on the second pass this instruction will cause a return to the caller. The first invocation clears "DISPATCH+1" off the stack; the second has the actually desired destination.

Why is the extra address on the stack? So that the dispatch step can be the first of a loop. In addition to servicing the appropriate port, each of the six particular service routines masks out the bit that caused it to be called, then loops back to the dispatch step is RI is still non-zero.

Associated with each port is a pair of registers containing the memory address for the next byte to be written or read. Inpur port 0 uses R2 and R3, so IO starts by loading the address registers from R2 and R3. It also increments R2, the less significant half of the address, so the next byte will go in the next location. The assumption is made here that packets are less than 256 bytes long, so R2 will not overflow. If overflow were an issue here, one could add the carry out from the increment of R2 to R3 without any additional steps.

Next, IO masks out bit zero of Rl, reads the input byte into memory, and loops if Rl is not zero. If clearing of bit zero made Rl zero, the routine returns to the original caller.

LO is similar to IO, but masks bits zero and four of RO as well, to mark input port zero as inactive. It also writes R2 into memory at the front of the packet just received. Assuming R2 was initially one, its final value will be the length of the

packet plus one (by induction).

The output routines are designed to transmit packets of the format written into memory by the input routines. Thus, they check in front of the packet for an indication of its length: if the current byte is the last one, they mask the appropriate RO bit to mark the port inactive.

Bibliography

- [1]: Dennis, J.B., Misunas, D.P., and Leung, C.K.,

 "A Highly Parallel Processor Using a Data Flow

 Machine Language." Computation Structures Group

 Memo 134, MIT Laboratory for Computer Science,

 Cambridge, Massachusetts, January 1977.
- [2]: Redford, J.L., "A Design for a Routing Module."

 Computation Structures Note 39, MIT Laboratory

 for Computer Science, Cambridge, Massachusetts,

 February 1977.
- [3]: The 2900 Family Data Book. Advanced Micro Devices (AM-PUB003), Sunnyvale, California, April, 1978.
- [4]: Am2904 Status and Shift Control Unit. Advanced Micro Devices (AM-PUB077), Sunnyvale, California, 1978.