

LABORATORY FOR
COMPUTER SCIENCE



MASSACHUSETTS
INSTITUTE OF
TECHNOLOGY

Two Fundamental Issues in Multiprocessing: the Data Flow Solution

Computation Structures Group Memo 226-2
27 July 1983

Arvind

Robert A. Iannucci

A version of this paper was presented
at the 10th International Symposium
on Computer Architecture
Stockholm, Sweden
June 14-17, 1983

This report describes research done at the Laboratory for Computer Science of the Massachusetts Institute of Technology. Funding for the Laboratory is provided in part by the Advanced Research Projects Agency of the Department of Defense under Office of Naval Research contract N00014-75-C-0661. The second author is supported by the International Business Machines Corporation.

Source File = CRITIQUE.MSS.21. Last updated 27 July 1983 at 4:57pm

545 TECHNOLOGY SQUARE, CAMBRIDGE, MASSACHUSETTS 02139

Abstract

In recent years, there have been many attempts to construct multiple-processor computer systems. The majority of these systems are based on von Neumann style uniprocessors. To exploit the parallelism in algorithms, any high performance multiprocessor system must, however, address two very basic issues - the ability to tolerate long latencies for memory requests and the ability to achieve unconstrained, yet synchronized, access to shared data. In this paper, we define these two problems, and examine the ways in which they are addressed by some of the current and past von Neumann multiprocessor projects. We then proceed to hypothesize that the problems *cannot* be solved in a von Neumann context. We offer the data flow model as one possible alternative, and we describe our research in this area.

Key words and phrases: caches, cache coherence, data flow architectures, I-structure storage, multiported memories, multiprocessors, packet communication, von Neumann architecture

Table of Contents

	1
1. Introduction	2
1.1. The Issues	5
1.2. A Survey of von Neumann Multiprocessors	5
1.2.1. C.mmp	5
1.2.2. Cm*	6
1.2.3. The NYU Ultracomputer	6
1.2.4. VLIW Architectures - ELI-512 and the Polycyclic Processor	7
1.2.5. SIMD Revisited: the Connection Machine	8
2. Proposed Solutions: Data Flow Architectures	8
2.1. I-Structure Storage	9
2.2. Data Flow Processing Element	9
2.2.1. Program Representation	11
2.2.2. Data Representation	12
2.2.3. Structure of the Processing Element	12
2.2.4. References to Data Structures	15
2.3. Review of the Issues	15
3. Construction of a Testbed	19
4. Related Work	

List of Figures

Figure 1-1: An Abstract Multiprocessor	2
Figure 2-1: I-Structure Storage	9
Figure 2-2: Compilation of the Loop Expression for the Trapezoidal Rule	10
Figure 2-3: Organization of the Tagged-Token Data Flow Machine	13
Figure 2-4: Data Flow Processing Element	14
Figure 3-1: Development Plan for the Tagged-Token Machine	16
Figure 3-2: Using a 4 by 4 Switch Module for Various Topologies	17

List of Tables

Table 3-1: 3-Cube Interconnection	17
Table 3-2: 3-Cube Routing Tables	18
Table 3-3: Butterfly Interconnection	18
Table 3-4: Butterfly Routing Tables	18

Two Fundamental Issues in Multiprocessing: the Data Flow Solution

1. Introduction

In the early days of computing, the issue of constructing a multiple-processor computing system was viewed as little more than an interesting intellectual exercise; after all, it seemed clear that machines could be made to operate faster simply by increasing the speed of the underlying technology. Given this view, it seemed that the style of machine organization for potential multiprocessing was not of overriding importance. The von Neumann organization, because of its sequential nature, was conceptually simple and easy to realize. Hence, it is not at all surprising that an entire community (and industry) was born with a built-in bias towards sequential computing. While understandable, this tacit assumption about machine organization has inherent limits which, from our present vantage point, sit just beyond the horizon.

Attention has been focused in the recent past on constructing multiprocessor systems [23, 24, 25, 29, 30, 14] - attention derived from a desire for more performance, greater fault tolerance, the ability to exploit the rather curious economics of a single-chip computer, or whatever. What has *not* been done sufficiently is a re-evaluation of the assumptions that led us to where we are now. This is painfully clear when one observes that von Neumann style uniprocessors still form the building block for the majority of multiprocessor projects or proposals. Many variations on the von Neumann theme have been explored (e.g., pipelining, multiple functional units, vector instructions), but not much has been done with the sequential control required for instruction execution. There are good reasons to believe that this re-evaluation is overdue.

In this paper, we will use the term *multiprocessor* to refer to a computing system that exploits parallelism in programs through replication of resources. Although we will examine some special purpose machines, our primary interest here is in *general purpose parallel computers*, i.e., computers that can exploit parallelism, when present, in any algorithm. Further, we are interested in the property of *scalability* - that the system can be made incrementally more powerful by adding incrementally more hardware resources (and without reprogramming). The basic building blocks of a multiprocessor are

- **Processing elements:** These perform arithmetic and logical operations, and are provided with an interface to communication and memory elements;
- **Communication elements:** These are used to construct an interconnection network. The resulting network has a number of *ports*, each with a bounded *bandwidth*. The purpose of the network is to interconnect various processing elements with each other and/or with memory elements; and
- **Memory elements:** Collectively, these provide the repository for program and data storage. Processing elements can, either directly or indirectly, access the data in the various memory elements via the network.




Figure 1-1: An Abstract Multiprocessor

Scaling of the multiprocessor involves incremental additions to all of the above. Modularity, an important design characteristic, allows scaling without redesign, *i.e.*, modules are constructed for each of the above, and an arbitrarily large machine (within the physical limits of packaging) is built by simply plugging these together. See Figure 1-1.

Note that we have said nothing about the programmer's view of the system (*e.g.*, explicit vs. implicit specification of parallelism and communication), the programming methodology, the network topology, packaging, etc. For our purposes here, we are concerned with the shared memory multiprocessor model, and we will consider tightly coupled memory/processor pairs which use a message passing methodology as shared memory machines. An equivalence between the shared memory model and the message passing model based on storage for messages, timing, and synchronization can be established.

1.1. The Issues

Let us review for a moment some of the issues which seem fundamental, at least from an engineering point of view, in the construction of any multiprocessor - von Neumann or not.

Issue 1: Ability to Tolerate Memory Latency

Latency is the time between issuing a memory request and getting a response. As the number of ports in the network increases, it stands to reason that the average latency of a memory request will have to increase if only due to the switching time in the network. Given the rate at which a processing element can issue memory requests and the bandwidth of each memory element (bits per second per port), it is clear that at some point, the memory units, on the average, will not be able to respond to each processor request without causing the processor to idle.

The key observation, then, is that it is absolutely necessary that each processor be able to issue multiple memory requests in succession without intervening memory responses. It is also quite reasonable to assume that, because of contention, the memory responses may arrive out of order unless some constraints are placed on the memories and network interconnections. The problem is unsolvable for a truly scalable multiprocessor unless some assumptions about program behavior are made. The kind of assumptions we have in mind are that the distribution of memory references with respect to the distance from the issuing processor does not get worse as the number of processors and memory elements increases.

Traditional ways of circumventing the latency problem attempt to exploit spatial locality. Instruction prefetching is the most successful technique; the inherent sequentiality of the von Neumann machine assures some measure of locality. Exploiting spatial locality in data references is more difficult. General register architectures subscribe to the notion that the user will somehow know what data will be referenced most frequently; however, it is well known that optimal register usage essentially amounts to solving the coloring problem on large graphs [20], and is very difficult to achieve.

A dynamic scheme for exploiting locality is the (demand) cache for main memory. This scheme is difficult to apply in a multiprocessor context due to the cache coherence problem. Censier and Feautrier [8] define the problem as follows: "*A memory scheme is coherent if the value returned on a LOAD instruction is always the value given by the latest STORE instruction with the same address.*" In a multiprocessor context, it is easy to see that this may lead to difficulties. Suppose we have a two-processor system tightly coupled through a single main memory. Each processor has its own cache, to which it has exclusive access. Suppose further that two tasks are running, one on each processor; and we know that the tasks are designed to communicate through one or more shared memory cells. In the absence of caches, this scheme can be made to work. However, if it so happens that the shared address is present in both caches, the individual processors can read and write the address and *never* see any changes caused by the other processor. Using a store-through design instead of a store-in design does not completely solve the problem either. What is logically required is a mechanism which, upon the occurrence of a write to location x , invalidates all other cached copies of location x wherever they may occur, and guarantees that subsequent LOADs will get the most recent (cached) value. This can incur significant overhead and complexity.

Several approximate solutions for keeping cache coherence exist, but all such schemes inevitably introduce overhead and/or decrease parallelism (e.g. due to lockout of page-sized areas of memory). Schemes have been proposed to explicitly interlock writing or to bypass the cache (and flush it if necessary) on a write; in either case, the complexity goes up and the performance goes down rapidly as the machine is scaled.

Another attempt at tolerating memory request latency is by performing context switching at a

very low level (analogous to task switching when an I/O request is made in a multiprogrammed operating system). Thus, while one computation waits for the memory to respond, the processor resumes another, parallel computation. Of course, the scheme works only if the context switching itself does not generate any memory references. This is done by duplicating programmer-visible registers (*i.e.*, the processor state). The problem here is again the increase in processor complexity as the machine is scaled.

Uniprocessors such as the Xerox Alto [31], the Xerox Dorado [19], and the Symbolics 3600 have used the technique of microcode-level context switching to allow sharing of the CPU resource by the I/O device adapters. This is very different than the type of context switching needed in multiprocessors. While both schemes rely on replication of hardware registers and other state information, the uniprocessor application requires only a fixed number of disjoint contexts - established by the number of I/O adapters plus the emulator itself. In the multiprocessor case, it will be necessary to have an unbounded number of tasks to achieve scalability. To illustrate this, consider the problem of expanding such a system. As memory elements are added, the depth of the communication network will grow. Hence, the number of low-level contexts to be maintained will also have to increase to match the increase in memory latency time.

Issue 2: Ability to Share Data without Constraining Parallelism

A much more troublesome issue is that of sharing data between two or more processes while maintaining proper synchronization. One manifestation of this is the *write-write race* - two processes attempt to write data into the same location. The meaningfulness of this is not at all clear, and the problem can be properly avoided by some software convention, perhaps assisted by some run-time checking. Functional languages avoid this problem totally because *updating* the value of a variable has no meaning in such languages.

The real problem, however, is not a pathological case like the write-write race: it is the real problem of the *read-before-write race*. To illustrate this problem, consider two routines running on two different processors, both accessing a two-dimensional array of numbers. One routine is creating the elements, in order, and writing them into the array. The other routine is waiting to read the elements. One possible way of avoiding a read-before-write race would be to allow the *entire* array to be written prior to allowing the consumer routine to begin processing. By this simple minded transfer of control, there is no synchronization problem, but neither is there any chance for parallelism. On a single processor, the computation cannot be made faster by overlapping the production and consumption of a data structure, and this sort of scheme works well. It defeats the purpose of multiprocessing, however.

A more common scheme is to synchronize on a per-row or per-column basis of the array (as appropriate); this incurs more overhead, but constrains parallelism less. The extreme approach would be to synchronize the two routines on a per-element basis. It should be obvious that doing so is impractical with current methods and requires fundamental changes at the hardware level.

This example oversimplifies the real situation - consider the case where the elements are not produced in a regular (*i.e.*, row order or column order) way, or the case of a nonuniform data structure. The question remains: is it necessary to sacrifice parallelism for proper synchronization of reads-before-writes? We will show in section 2 that synchronization can be achieved with no loss of parallelism.

1.2. A Survey of von Neumann Multiprocessors

We examine a few of the planned or existing von Neumann machines that are described in the literature. Each one fails to satisfy at least one of the above two basic issues. We have ignored commercially-available 2 or 4 processor systems because, to the best of our knowledge, such systems have not been used in a manner in which processors cooperate on solving one problem. The main motivation for such systems has been higher performance in a multiprogrammed environment, and even in that limited area the performance of these systems has been far from impressive.

In our discussions, one figure of merit that is used in evaluating multiprocessor systems is ALU utilization/idle time. This assumption orients our discussion toward favoring machines designed for solving problems which can be expressed in numerical terms. Another important class of computation is the *symbolic* type in which the ALU utilization metric is less useful. One multiprocessor in this category is the Connection Machine. While it does not fit our model, we examine it in some detail because it is an interesting second-generation SIMD architecture.

1.2.1. C.mmp

C.mmp was a tightly-coupled multiprocessor built on a base of PDP-11 minicomputers connected into a single global memory through a high-speed crossbar switch [30]. The processors ran asynchronously, and could use local memory without interfering with the global memory. The switch speed was comparable to the speed of a local memory reference, but the cost of building a larger switch which maintains the same performance level grows at least quadratically. This reliance on technology doesn't solve the memory latency problem; it merely circumvents it. However, the investigators were clear on the point that the machine was exploratory in nature, and felt that scalability was only a secondary goal.

Interprocessor communication was facilitated by the shared memory and a cross-processor interrupt scheme. Synchronization was performed at several levels due to the recognized need to keep the overhead of this operation very low. High-level semaphores were maintained by Hydra on data objects to properly handle synchronized sharing. It is clear that the performance cost of this relative to, say, an ALU operation is rather high unless some potential parallelism is traded away.

The original design called a local cache for each processor, but only one processor in the machine was ever fitted with one (and it was never used by Hydra). The reason is, quite simply, the cache coherence problem.

1.2.2. Cm*

Cm* differed from its predecessor in several ways; notably, that the machine used a kind of hierarchical network to interconnect a number of microprocessors, each with its own memory [24, 25]. One might have guessed that this physical locality when combined with spatial locality in programs and data would have resulted in less communication overhead; the idea was intuitively appealing. This hope manifested itself in the design of the communication strategy - any processor making a nonlocal memory reference would idle until the reference was completed. Because of the hierarchical structure, this meant that greater interprocessor distances translated into longer memory reference times and decreased processor utilization.

A *packet switching*, instead of *circuit switching*, communication network was used (another difference from C.mmp) to avoid processor deadlock. In such a network, a processor formats

information to be transmitted into data packets (by the addition of some routing and control information - analogous to putting a letter into an addressed envelope) and hands it off to the network. The sending processor is then free to perform other work while the network goes about the task of delivering the packet to the proper destination. Such networks vary in their interconnect topology, but most have the property that a packet may go through more than one network link traversal on the way. Rather than reserving a complete path from source to destination for the entire duration of the packet's transit time (circuit switching), such networks allow packets to be *stored* at intermediate points until a path is available to the next intermediate point. The network then *forwards* the packet and frees the storage space used for the next packet.

Kmap, the communications controller, was actually a context-switching processor which could tolerate the long-latency remote memory references. Unfortunately, the processors (LSI-11s) could not perform similar low-level context switches during a remote reference. It would be interesting to speculate on the behavior of Cm* if micro-tasking processors had been used.

In fact, Cm* demonstrated quite clearly the importance of Issue 1; the effect of processor idle time put an upper limit on the number of processors that could cooperate on even highly parallel programs (e.g., chaotic relaxation) [10]. As far as Issue 2 was concerned, synchronization was based on a message system, but the underlying mechanism was the shared-memory, lockable segment.

1.2.3. The NYU Ultracomputer

Another shared memory multiprocessor is the NYU Ultracomputer [14]. Their solution to the synchronization problem is the atomic FETCH-AND-ADD instruction (sometimes called REPLACE-ADD). The instruction format is FETCH-AND-ADD(*address, value*), and works as follows: suppose two processors, *i* and *j*, simultaneously execute FETCH-AND-ADD instructions with arguments (*A, v_i*) and (*A, v_j*) respectively. After one instruction cycle, the contents of *A* will become (*A*) + *v_i* + *v_j*. Processors *i* and *j* will receive, respectively, either (*A*) and (*A*) + *v_i*, or (*A*) + *v_i* and (*A*) as results. Indeterminacy is a direct consequence of the race to update memory cell *A*. The implementation of FETCH-AND-ADD calls for a synchronous packet communication network which connects *n* processors to an *n*-port memory. If two packets collide, say FETCH-AND-ADD(*A, x*) and FETCH-AND-ADD(*A, y*), the switch extracts the values *x* and *y*, forms a new packet (FETCH-AND-ADD(*A, x + y*)), forwards it to the memory, and stores the value of *x* temporarily. When the memory returns the old value of location *A*, the switch returns two values ((*A*) and (*A*) + *x*). Hence, one memory reference may involve as many as $\log_2 n$ additions, and implies substantial hardware complexity.

The issue of processor latency has not been specifically addressed, and there are serious questions in our minds as to whether such a network ($t_{\text{switch}} \ll t_{\text{memory}}$) is realizable. We also do not understand the implications of basing a whole programming model on such an instruction as FETCH-AND-ADD.

1.2.4. VLIW Architectures - ELI-512 and the Polycyclic Processor

Another approach which seems to be coming into vogue these days is the horizontally-microprogrammed processor in which a smart compiler (or a patient and talented human) is able to fold many parallel operations into a single machine cycle. Examples of this are the ELI-512 [13], the ESL Polycyclic processor [21], the AP-120B [9], and numerous programmable signal processing

machines.

While these machines are able to resolve run-time sharing conflicts (by moving them to compile time) and are usually able to plan memory references and control transfers in advance of the need (e.g., the delayed jump), these machines suffer from their special-purpose nature. Except in the simplest of cases, compilers require "hints" from the programmer or, in some cases, rely on luck in doing the code generation. Clearly, these machines are not suited at all to real-time multiuser multiprogramming, interrupt handling, or anything which relies on the ability to efficiently switch contexts.

We believe that this technique is effective in its currently-realized context - special purpose computation with small scale (4 to 8) parallelism, but the technique is not sufficiently general as to allow significant scaling up.

1.2.5. SIMD Revisited: the Connection Machine

Recently, there have been proposals to revive and to improve upon SIMD architectures (e.g., Illiac IV [7]). The Connection Machine [16] proposal can be viewed in this context although it is intended for an entirely different class of problems than Illiac IV. It generalizes the communications scheme of Illiac IV, but still uses a single instruction stream with each processor having the capability of not participating in an instruction.

Illiack IV had 64 fairly powerful processors connected in an 8x8 rectangular, end-around grid topology. Each processor could directly access only its local memory (2K words). Using communication registers (one per processor) data could be shifted in one step to any of the four neighboring processors. Thus, in seven steps, a processor could access data from any other processor. However, because a single instruction controlled all processors, every processor had to wait even if one processor needed data from nonlocal memory. Also, if one processor wanted to transmit (shift) data to the processor to its east and another to its west, two machine instructions had to be executed. The need for such communication was poorly understood at that time, and Illiac IV executed a very small subset of scientific problems efficiently.

The Connection Machine proposal envisions a million processors, each consisting of 12 32-bit registers, some flag bits, and one 1-bit ALU. The processors¹ are connected in an Illiac IV-like grid with similar restrictions. However, groups of 64 processors are also connected by a 14 dimensional hypercube - there are 2¹⁴ groups. The bit-serial communication through the hypercube links is packet oriented; each processor can transmit or receive a message to/from any other processor. In the absence of conflicts, a message will reach its destination in at most 14 steps; but, because of conflicts, some messages will take significantly more steps than the required minimum number. A global flag is raised when all processors are done communicating, and only then can the next instruction begin.

It is clear that the speed of one bit ALU operations is irrelevant because it will be insignificant in comparison with the communication time - a processor will spend almost all (90%?, 99%?) of its time communicating. This machine, because of its single instruction sequence nature, also does not

¹It is probably better to view these processors as cells of a "smart" memory.

fit the model of the multiprocessor presented in this paper. Our model implicitly assumes that the goal of a general purpose parallel machine is to execute ALU operations (e.g., addition, multiplication, comparison) as efficiently as possible by overlapping ALU operations with communications. However, for the class of applications in which communication predominates computation, our framework and metrics are not applicable. Many such situations occur in applied artificial intelligence programs where more time is spent exploring the connectivity of a large graph rather than computing with the information found at the nodes of the graph. The relevance of Issue 1 for the Connection Machine is not clear, and Issue 2 does not arise in a SIMD architecture.

2. Proposed Solutions: Data Flow Architectures

In this section we present a memory structure which allows efficient synchronization at the atomic level, and we also present an architecture which offers the ultimate in flexibility in issuing overlapped memory requests.

2.1. I-Structure Storage

If we associate with each memory cell in a machine special flags (called *presence bits*) which indicate the memory cell's status - written or unwritten - we have the ability to solve the read-before-write race problem as follows: assume that a memory module has just received a request to read a particular memory location and to forward the contents to instruction x . The memory module interrogates the presence bits associated with that location. If the bits indicate that the cell has already been written into, the contents are retrieved and forwarded to instruction x . If the bits indicate that the location is empty, the memory module puts the read request aside, and marks the empty location to indicate that a read request is outstanding.²

Now, when a write request for that location arrives at some time in the future, the memory module notices the pending read request, and forwards the newly-arrived datum to instruction x (as well as writing it into memory and setting the presence bits accordingly). Note that the memory module must maintain a list of deferred read requests (see Figure 2-1) as there may be more than one *read* of a particular address before the corresponding *write*. We call this type of memory *I-Structure Storage*. The issues involved with building such a memory, and the design for an I-Structure memory controller are discussed extensively in [15].

This mechanism, when coupled with a processor which is able to issue multiple, overlapped memory requests and which can tolerate out-of-order responses, allows the uncoupling of memory latency from the performance of a multiprocessor. The penalty of such a scheme in terms of the demands placed on memory elements is not excessive. A read operation is as efficient as in a traditional memory. Write operations take twice as long, however, due to the prefetching of presence bits. Many different implementation strategies are possible which can largely eliminate this penalty.

²The idea of associating a status bit with each memory cell is not new - the Denelcor HEP multiprocessor [22] uses this idea to synchronize cooperating parallel processes which share registers and/or memory cells. Unsatisfiable requests result in a busy-waiting condition - i.e., there is no such thing as a *deferred read list*.




Figure 2-1: I-Structure Storage

2.2. Data Flow Processing Element

When one desires to build a machine capable of issuing multiple memory requests and of tolerating long latencies, the most troublesome aspect of von Neumann architecture is the built-in sequentiality (*viz.*, the program counter). By eliminating the notion of control flow for program sequencing, we can circumvent this problem directly. One alternative to sequential control flow is *data flow*, where the execution of instructions is triggered solely by the availability of the operands. In order to explain the operation of a data flow processor, we must digress for a moment to discuss program and data representation.

2.2.1. Program Representation

Data flow compilers translate high-level programs into directed graphs; vertices in the graph correspond to machine instructions, and edges correspond to the data dependencies which exist between the instructions.

The implication is, quite simply, that instructions which depend on other instructions should be sequenced accordingly; but where no dependence (edge) exists, instructions can be executed in parallel. A simple example of this graphical translation is shown in Figure 2-2, compiled from the following ID program which integrates a function f from a to b over n intervals of size h by the




Figure 2-2: Compilation of the Loop Expression for the Trapezoidal Rule

trapezoidal rule:

```

(initial s ← (f(a) + f(b))/2;
  x ← a + h
for i from 1 to n-1 do
  new x ← x + h;
  new s ← s + f(x)
return s)*h

```

The graph shown is somewhat stylized: the box marked f represents the subgraph necessary for invoking function f (which is, itself, a graph). Instructions D , D^{-1} , L , and L^{-1} are included to provide proper entry, iteration, and exit by manipulating context-identifying information (discussed in the next section). The remainder of the operators are arithmetic, relational, and conditional instructions whose function should be self-evident. The graph generated by the compiler is reentrant.

2.2.2. Data Representation

It is the processor's task to propagate data values through this graph, triggering instructions when the operands are available. Data values are carried on logical entities called *tokens*; a token contains not only a data value but also the name of the instruction to which it belongs. Conceptually, tokens move about on the vertices of the graph. Instructions are enabled for execution when tokens are present on all input vertices. Upon execution, the instruction absorbs the input tokens, and produces an output token for the next instruction in the graph. A program is said to *terminate* when no enabled instructions are left.

Our execution model allows more than one token to be present on an arc; and, therefore, the next-instruction label also contains some dynamic, or context-sensitive information. In their full generality, these next-instruction labels or *activity names* contain four parts:

- **u**: The *context* field, which uniquely identifies the context in which a code block is invoked. The context itself is specified by an activity name, thus making the definition recursive.
- **c**: The *code block* name. Each procedure and each loop has a unique code block name.
- **s**: The *statement* (instruction) number within the code block.
- **i**: The *initiation* number, which identifies the loop iteration in which this activity occurs. This field is 1 if the activity occurs outside a loop.

Activity names, then, define an unbounded namespace. Names in this space are mapped dynamically into a finite namespace. The activity name plus some mapping information uniquely define the runtime *tag* and processing element (PE) number.

Since instructions may have more than one input operand, we also include two more pieces of information on each token: the *total* number of operands required by its target instruction (called *nt* - number of tokens), and an index value (called the *port*) which specifies the operand number

associated with this token. Tokens of this type are called *normal* tokens, abbreviated as $d=0$.³ A more complete discussion of formats is given in [4]. The complete token, then, looks like this:

$\langle d=0, PE, tag, nt, port, data \rangle$

2.2.3. Structure of the Processing Element

Figure 2-3 is a block diagram of an abstract data flow machine and its processing element. Assume that the program to be executed has been compiled into a directed graph, and an encoding of this graph is stored in the *program memory*. As tokens arrive at the machine's input, they are classified according to type. The $d=0$ tokens (above) which require partners ($nt \geq 2$) are routed to the the *waiting - matching* section.

Since each token carries the name of its target instruction, we can match up related tokens (e.g., the two input operands for an addition) by comparing the tags that they carry. This is the function of the *waiting - matching* section. When a match is found, the pair is passed on to the *instruction fetch* unit. When a match is expected but not found, the token remains in the *waiting - matching* unit's associative memory until its partner arrives. The instruction fetch unit also directly receives $d=0$ tokens which require no partners ($nt=1$).

The instruction fetch unit looks up the operation code and other information associated with the token-carried names, and passes this enabled instruction on to the *ALU*. At this point, no other information is needed to carry out the operation save that which is in this enabled instruction packet.

The ALU output represents a datum which is ready to move off to its target instruction; but first, it has to be put in a token. We build this output token by computing a new tag, using the old tag along with information stored in the instruction itself. The *output* section handles these operations.

The output section also computes the PE number for the new token. A routing translation table turns this PE number into a network routing address. See Figure 2-4 for a more detailed view of the PE.

Other paths through the processing element provide for the cases where an incoming token is destined for the I-Structure Storage ($d=1$), or is destined for the PE Controller ($d=2$).

2.2.4. References to Data Structures

Conceptually, in a data flow graph, even a data structure is represented by a single token which is replicated on encountering a fork. The two most common operations on data structures are *SELECT* (to select a specific element of a data structure) and *APPEND* (to generate a new data structure which differs from the input structure in one selected position). In any reasonable implementation, however, data structures reside in some storage (I-structure storage in our machine), and tokens carry only pointers to the structure. Thus, a *SELECT* operation becomes a *FETCH* instruction while

³The reason for this notation has been lost in historical obscurity.




Figure 2-3: Organization of the Tagged-Token Data Flow Machine

an APPEND operation becomes a STORE instruction.⁴

Now, to understand how I-structure storage references are processed consider an enabled FETCH

⁴There is a minor complication in that some APPENDS can cause a new copy of a data structure to be created. This is not germane to the main discussion here; the interested reader may refer to [6].




Figure 2-4: Data Flow Processing Element

instruction in the data flow graph. This instruction will be sent the ALU for processing. The ALU constructs a special token ($d=1$) which contains the address of the I-structure element to be read, the name of the PE on which this element resides, the FETCH opcode, and the name (tag and PE number) of the instruction which is to receive the result of the FETCH. The token is then forwarded to the proper I-structure controller, and the ALU proceeds to process the next enabled instruction.

This token makes its way through the network and is routed to the I-structure controller on the appropriate PE. The actual FETCH is performed as described previously, possibly after being deferred. When the FETCH operation is complete, a new token is formed to forward the fetched

datum to the target instruction.

STORE operations are similar - a STORE instruction in the graph is executed, causing a data value and an address to be built into a $d=1$ token. The new token is forwarded to the appropriate PE which completes the operation by writing the data value, checking for and processing any deferred read requests, and setting the presence bits.

2.3. Review of the Issues

As we have seen, data flow provides a means whereby a processing element can issue many simultaneous memory requests, can tolerate long latencies (given that the program being executed is sufficiently parallel), and can deal with responses that arrive out of order. The mechanisms which make this work are

- **Tagged tokens:** By having each datum carry context-identifying information with it, no time-ordering ambiguities can arise.
- **Associative pairing:** Enabled instructions are detected by matching of these tagged tokens.
- **I-structure storage:** By providing low-level synchronization bits per word of memory and by enforcing a discipline which defers unsatisfiable requests, data can be shared between producers and consumers with no performance overhead and with no loss of parallelism.

Many other issues are involved with the design of a tagged token data flow machine, and many other benefits accrue. The interested reader is directed to the literature [3, 6, 5, 2].

3. Construction of a Testbed

Many people find data flow an interesting and exciting research direction for a number of reasons. We feel that, because data flow addresses the fundamental problems that have haunted von Neumann multiprocessors, it offers a fresh perspective and the hope that we will be able to exploit the thousand-fold parallelism "grail" after which so many have sought.

Our efforts are two-pronged, with a common base. The common base is made up of the definition of our high-level data flow language (ID, the Irvine Dataflow language), our ID compiler, application programs, and an abstract definition of the tagged-token data flow architecture. This base feeds our two major experimental efforts - a *simulation* of the architecture and an *emulation* of the architecture. These experiments will provide us with information about critical design parameters in the machine, and will enable us to write a realistic specification for a VLSI tagged-token system. Refer to Figure 3-1.

We have built a detailed simulation model in Pascal of the tagged-token machine which interprets graphs produced by our compiler for the Irvine Dataflow (ID) language. The model accounts for communication as well as processing *simulated* time. We have installed an IBM 4341 MG2 processor which we will dedicate to the task of running these simulations of realistic data flow





Figure 3-1: Development Plan for the Tagged-Token Machine

programs.


We are also in the process of constructing a high-speed multiple processor emulation facility out of a set of 32 to 128 user-microprogrammable processors interconnected by a programmable, high-bandwidth, fault-tolerant packet communication network [17]. This emulator will also interpret the graphs generated by our compiler, but at much higher speeds. What is lost is the detailed internal timings of the abstract data flow machine; but what is gained is the ability to run very large application programs to learn about the behavior of programs in a multiple processor data flow environment.

The key element to building the emulation facility is the packet communication network module, one of which is integrated with each microprogrammable processor. The network topology will be a seven dimensional hypercube with each connection implemented as a 4 megabyte per second bit-serial link. This topology was chosen for its flexibility. Each switch module also includes a routing table which allows the experimenter to specify any *emulated* topology which can be mapped onto the hypercube. The hardware has the capability of exploiting the redundancy in the hypercube network for message routing and for fault tolerance. Table-based routing also allows the facility to be statically partitioned into two or more smaller emulation machines.


Figure 3-2 shows an example configuration of a 3 dimensional cube using a 4 x 4 switch. Cubes of higher dimensionality are topologically similar and require that the switch module grow



Basic Switch Module (in this case, 4x4)



3-Cube
(bidirectional links)



Butterfly
(unidirectional links)

Figure 3-2: Using a 4 by 4 Switch Module for Various Topologies

logarithmically in complexity with the number of nodes in the cube. The routing tables for such a configuration implement a relation mapping input port number and routing address into a set of output port numbers. The mapping may be one to one, or multiple-valued. The interconnection is defined in Table 3-1, and the routing information is shown in Table 3-2. In the tables, numbers refer to nodes in the network. Letters (A, B, C, P) refer to specific input/output ports.

Port	Node 0	Node 1	Node 2	Node 3	Node 4	Node 5	Node 6	Node 7
A	1	0	3	2	5	4	7	6
B	2	3	0	1	6	7	4	5
C	4	5	6	7	0	1	2	3

Port P is connected to the local processor in all cases.

Table 3-1: 3-Cube Interconnection

Also shown in Figure 3-2, Table 3-3, and Table 3-4 is the realization of a butterfly topology by reconnecting the wires and re-writing the routing tables. Since no traffic is directed at the processors in nodes 9-14, port P in these nodes is used only for error handling.

In general, most topologies that require fewer links than the hypercube topology can be

<u>Dest</u>	<u>Node 0</u>	<u>Node 1</u>	<u>Node 2</u>	<u>Node 3</u>	<u>Node 4</u>	<u>Node 5</u>	<u>Node 6</u>	<u>Node 7</u>
0	P	A	B	{A,B}	C	{A,C}	{B,C}	{A,B,C}
1	A	P	{A,B}	B	{A,C}	C	{A,B,C}	{B,C}
2	B	{A,B}	P	A	{B,C}	{A,B,C}	C	{A,C}
3	{A,B}	B	A	P	{A,B,C}	{B,C}	{A,C}	C
4	C	{A,C}	{B,C}	{A,B,C}	P	A	B	{A,B}
5	{A,C}	C	{A,B,C}	{B,C}	A	P	{A,B}	B
6	{B,C}	{A,B,C}	C	{A,C}	B	{A,B}	P	A
7	{A,B,C}	{B,C}	{A,C}	C	{A,B}	B	A	P

Table 3-2: 3-Cube Routing Tables

<u>Port</u>	<u>Node 9</u>	<u>Node 10</u>	<u>Node 11</u>	<u>Node 12</u>	<u>Node 13</u>	<u>Node 14</u>
A	12	12	12	0	3	6
B	13	13	13	1	4	7
C	14	14	14	2	5	8

Nodes 0-8 use ports A and P only. Nodes 9-14 do not use port P. See text.

Table 3-3: Butterfly Interconnection

<u>Dest</u>	<u>Node 9</u>	<u>Node 10</u>	<u>Node 11</u>	<u>Node 12</u>	<u>Node 13</u>	<u>Node 14</u>
0	A	A	A	A	-	-
1	A	A	A	B	-	-
2	A	A	A	C	-	-
3	B	B	B	-	A	-
4	B	B	B	-	B	-
5	B	B	B	-	C	-
6	C	C	C	-	-	A
7	C	C	C	-	-	B
8	C	C	C	-	-	C

Table 3-4: Butterfly Routing Tables

"simulated" using our switch merely by changing the routing tables. A faulty link can be masked by changing the routing table of the source node of the link. If necessary, a "detour" around the faulty link can also be provided by the same mechanism.

Using 8x8 routers, we can construct a $2^7 = 128$ node hypercube. If more processors need to be included in the emulation facility, the same switching module cannot be used to implement the hypercube topology. However, the switching module will still be useful in building *any* interconnection that requires less than 7 input and 7 output ports per processor.

The idea of closely associating a switch module and a microprogrammable processor allows much of the low-level maintenance and fault recovery logic to reside in microcode. The hardware provides the essential fault-detection mechanisms, and is flexible enough to allow for simple error

recovery under the control of a microcode task.

It is our belief that this microcodable emulation facility will provide enough flexibility to actually study the effects of the two issues raised in this paper.

4. Related Work

Our data flow research, like that of several other groups around the world, has been inspired by Jack Dennis' pioneering work in data flow base languages and static architectures [11, 12]. Dennis' group at MIT has constructed an engineering model of a prototype static data flow machine which has 8 processing units connected by 12 2x2 packet routing modules. Currently, the group is analyzing the performance of data flow architectures for several large-scale scientific computations such as weather prediction.

Gurd and Watson at Manchester University in the U.K. have constructed a processor to implement data flow with token coloring (*i.e.*, tagging) [28]. The processor looks very much like the PE shown in Figure 2-3. Their processor has several ALUs (currently 5) per waiting-matching section, and implements I-structure-like storage in the waiting-matching section itself. This is done by providing several more sophisticated waiting-matching functions than the simple matching permitted in our machine. Currently, efforts are underway to increase the size of the matching store to 1 million tokens and to add three more rings (processors) to the machine. Both Dennis' machine and the Manchester machine address the issue of memory latency at the basic level. The Manchester machine can also deal with read-write races though the efficiency of the mechanism is still to be determined.

At present, there is a flurry of activity in data flow architectures in Japan. They are exploring data flow for high-speed scientific computing [18, 26], symbol manipulation [1, 32], and data flow as a basis for implementing logic programming [27]. Also, Amamiya of Nippon Telephone and Telegraph has constructed a 4 processor version of his machine.

Given the flurry of activity, it is very difficult for us to summarize all of the work that is going on. We feel encouraged that these projects will ultimately demonstrate that data flow architectures solve the fundamental problems of multiprocessor systems, perhaps within the next few years.

References

1. Amamiya, M., R. Hasegawa, and H. Mikami. A List-Processing Oriented Data Flow Machine and its Simulator. Tech. Group on Computer Architecture, IPS Japan, 77-88, February, 1981.
2. Arvind, and K. P. Gostelow. The U-Interpreter. *Computer* (February 1982).
3. Arvind, K. P. Gostelow, and W. Plouffe. An Asynchronous Programming Language and Computing Machine. Tech. Rep. 114a, Department of Information and Computer Science, University of California, Irvine, California, December, 1978.
4. Arvind, and R. A. Iannucci. Instruction Set Definition for a Tagged-Token Data Flow Machine. Memo 212, Computation Structures Group, Laboratory for Computer Science, MIT, Cambridge, Mass., December, 1981. revised February, 1983
5. Arvind, and V. Kathail. A Multiple Processor Dataflow Machine That Supports Generalized Procedures. The 8th Annual Symposium on Computer Architecture, May, 1981, pp. 291-302.
6. Arvind, and R. E. Thomas. I-Structures: An Efficient Data Type for Functional Languages. Tech. Rep. TM-178, Laboratory for Computer Science, MIT, Cambridge, Mass., September, 1980.
7. Bouknight, W. J., S. A. Denenberg, D. E. McIntyre, J. M. Randall, A. H. Sameh, and D. L. Slotnick. The ILLIAC IV System. *Proc. of the IEEE* 60, 4 (April 1972).
8. Censier, L. M., and P. Feautrier. A New Solution to the Coherence Problems in Multicache Systems. *IEEE Transactions on Computers* C-27, 12 (December 1978), 1112-1118.
9. Charlesworth, A. E. An Approach to Scientific Array Processing: the Architectural Design of the AP-120B/FPS-164 Family. *Computer* 14, 9 (September 1981), 18-27.
10. Deminet, J. Experience with Multiprocessor Algorithms. *IEEE Transactions on Computers* C-31, 4 (April 1982), 278-288.
11. Dennis, J. B. First Version of a Dataflow Procedure Language. Memo 93, Computation Structures Group, Laboratory for Computer Science, MIT, Cambridge, Mass., November, 1973. revised MAC TM61, May, 1975
12. Dennis, J. B., G. A. Boughton, C. K. C. Leung. Building Blocks for Data Flow Prototypes. Proceedings of the 7th Annual Symposium on Computer Architecture, May, 1980, pp. 1 - 8.
13. Fisher, J. A. Very Long Instruction Word Architectures and the ELI-512. Tech. Rep. 253, Yale University, Department of Computer Science, December, 1982.
14. Gottlieb, A., R. Grishman, C. P. Kruskal, K. P. McAuliffe, L. Rudolph, and M. Snir. The NYU Ultracomputer - Designing an MIMD Shared Memory Parallel Computer. *IEEE Transactions on Computers* C-32, 2 (February 1983), 175-189.

15. Heller, S. K. An I-Structure Memory Controller. Master Th., Dept. of Electrical Engineering and Computer Science, MIT, Cambridge, Mass., June, 1983.
16. Hillis, W. D. The Connection Machine: Computer Architecture for the New Wave. Tech. Rep. 646, Artificial Intelligence Laboratory, MIT, Cambridge, Mass., September, 1981.
17. Iannucci, R. A. Packet Communication Switch for a Multiprocessor Computer Architecture Emulation Facility. Memo 220, Computation Structures Group, Laboratory for Computer Science, MIT, Cambridge, Mass., October, 1982.
18. Kishi, M., H. Yasuhara, and Y. Kawamura. DDDP: A Distributed Data driven Processor. Proc. of the 10th International Symposium on Computer Architecture, June, 1983, pp. 236-242.
19. Lampson, B. W., and K. A. Pier. A Processor for a High-Performance Personal Computer. Xerox Palo Alto Research Center, January, 1981.
20. Radin, G. The 801 Minicomputer. Proceedings of the Symposium on Architectural Support for Programming Languages and Operating Systems, March, 1982. Same as Computer Architecture News 10,2 and SIGPLAN Notices 17,4
21. Rau, B., D. Glaeser, and E. Greenwalt. Architectural Support for the Efficient Generation of Code for Horizontal Architectures. Proceedings of the Symposium on Architectural Support for Programming Languages and Operating Systems, March, 1982. Same as Computer Architecture News 10,2 and SIGPLAN Notices 17,4
22. Smith, B. J. A Pipelined, Shared Resource MIMD Computer. Proceedings of the 1978 International Conference on Parallel Processing, 1978, pp. 6-8.
23. Sullivan, H., and T. R. Bashkow. A Large Scale, Homogenous, Parallel Machine. The Fourth Annual Symposium on Computer Architecture, March, 1977.
24. Swan, R. J., S. H. Fuller, and D. P. Siewiorek. Cm* - A Modular Multiprocessor. Proceedings of the National Computer Conference, 1977.
25. Swan, R. J., A. Bechtolsheim, K-W. Lai, and J. Ousterhout. The Implementation of the Cm* Multi-microprocessor. Proceedings of the National Computer Conference, 1977.
26. Takahashi, N., and M. Amamiya. A Data Flow Processor Array System: Design and Analysis. Proc. of the 10th International Symposium on Computer Architecture, June, 1983, pp. 243-250.
27. Umeyama, S., and K. Tamura. A Parallel Execution Model of Logic Programs. Proc. of the 10th International Symposium on Computer Architecture, June, 1983, pp. 349-355.
28. Watson, I., and Gurd, J. R. A Practical Dataflow Computer. *COMPUTER* (February 1982).
29. Widdoes, L. The S-1 Project: Developing High-Performance Digital Computers. *COMPCON* Spring '80, February, 1980, pp. 282-291.

30. Wulf, W. A., R. Levin, and S. P. Harbison. *Hydra/C.mmp: An Experimental Computer System*. McGraw-Hill, 1981.

31. *ALTO: A Personal Computer System - Hardware Manual*. Xerox Palo Alto Research Center, Palo Alto, California, 94304, 1979.

32. Yamaguchi, Y., K. Toda, and T. Yuba. A Performance Evaluation of a Lisp-Based Data-Driven Machine (EM-3). Proc. of the 10th International Symposium on Computer Architecture, June, 1983, pp. 363-369.