## **Complex Pipelining**

Mengjia Yan
Computer Science and Artificial Intelligence Laboratory
M.I.T.

## Complex Pipelining: Motivation

## Instruction pipelining becomes complex when we want high performance in the presence of

- Multi-cycle operations, for example:
  - Full or partially pipelined floating-point units, or
  - Long-latency operations, e.g., divides
- Variable-latency operations, for example:
  - Memory systems with variable access time
- Replicated function units, for example:
  - Multiple floating-point or memory units


### CDC 6600 Seymour Cray, 1963





- A fast pipelined machine with 60-bit words
  - 128 Kword main memory capacity, 32 banks
- Ten functional units (parallel, unpipelined)
  - Floating Point: adder, 2 multipliers, divider
  - Integer: adder, 2 incrementers, ...
- Hardwired control
- Dynamic scheduling of instructions using a scoreboard
- Ten Peripheral Processors for Input/Output
  - A fast multi-threaded 12-bit integer ALU
- Very fast clock, 10 MHz (FP add in 4 clocks)
- >400,000 transistors, 750 sq. ft., 5 tons,
   150 kW, new freon-based cooling technology
- Fastest machine in world for 5 years (until CDC 7600)
  - Over 100 sold (\$7-10M each)

## CDC 6600: Datapath



### CDC 6600: A Load/Store Architecture

- Separate instructions to manipulate three types of reg.
  - 8 60-bit data registers (X)
  - 8 18-bit address registers (A)
  - 8 18-bit index registers (B)
- All arithmetic and logic instructions are reg-to-reg

$$Ri \leftarrow (Rj) \text{ op } (Rk)$$

Only Load and Store instructions refer to memory!

6	3	3	18	_
opcode	i	j	disp	$Ri \leftarrow M[(Rj)]$

Touching address registers 1 to 5 initiates a load

6 to 7 initiates a store

- very useful for vector operations

+ disp]

#### CDC6600: Vector Addition

Ai = address register

Bi = index register

Xi = data register

more on vector processing later...

# We will present complex pipelining issues more abstractly ...

## Floating Point ISA

Interaction between the Floating point datapath and the Integer datapath is determined largely by the ISA

#### MIPS ISA

- separate register files for FP and Integer instructions the only interaction is via a set of move instructions (some ISAs don't even permit this)
- separate load/store for FPR's and GPR's but both use GPR's for address calculation
- separate conditions for branches
   FP branches are defined in terms of condition codes

## Floating Point Unit


Much more hardware than an integer unit

Single-cycle floating point unit is a bad idea - why?

- it is common to have several floating point units
- it is common to have different types of FPUs Fadd, Fmul, Fdiv, ...
- an FPU may be pipelined, partially pipelined or not pipelined

To operate several FPUs concurrently the register file needs to have more read and write ports

#### Functional Unit Characteristics



#### Functional units have internal pipeline registers

- ⇒ operands are latched when an instruction enters a functional unit
- ⇒ inputs to a functional unit (e.g., register file) can change during a long latency operation

## Realistic Memory Systems


Latency of access to the main memory is usually much higher than one cycle and often unpredictable

Solving this problem is a central issue in computer architecture

#### Common approaches to improving memory performance

- separate instruction and data memory ports
  - ⇒ no self-modifying code
- caches
  - single cycle except in case of a miss ⇒ stall
- interleaved memory
  - multiple memory accesses ⇒ bank conflicts
- split-phase memory operations
  - *⇒* out-of-order responses


## Complex Pipeline Structure




## Complex Pipeline Control Issues

- Structural hazards at the execution stage if some FPU or memory unit is not pipelined and takes more than one cycle
- Structural hazards at the write-back stage due to variable latencies of different function units
- Out-of-order write hazards due to variable latencies of different function units
- How to handle exceptions?


## Complex In-Order Pipeline



## Complex In-Order Pipeline



## Superscalar In-Order Pipeline



### Dependence Analysis

Needed to Exploit Instruction-level Parallelism

## Types of Data Hazards

#### Consider executing a sequence of

$$r_k \leftarrow (r_i) \text{ op } (r_i)$$

#### type of instructions

#### Data-dependence

$$r_3 \leftarrow (r_1) \text{ op } (r_2)$$
  
 $r_5 \leftarrow (r_3) \text{ op } (r_4)$ 

Read-after-Write (RAW) hazard

#### Anti-dependence

$$r_3 \leftarrow (r_1)$$
 op  $(r_2)$  Write-after-Read  $r_1 \leftarrow (r_4)$  op  $(r_5)$  (WAR) hazard

(WAR) hazard

#### Output-dependence

$$r_3 \leftarrow (r_1) \text{ op } (r_2)$$
  
 $r_3 \leftarrow (r_6) \text{ op } (r_7)$ 

Write-after-Write (WAW) hazard

## Detecting Data Hazards

#### Range and Domain of instruction i

- R(i) = Registers (or other storage) modified by instruction i
- D(i) = Registers (or other storage) read by instruction i

Suppose instruction j follows instruction i in the program order. Executing instruction j before the effect of instruction i has taken place can cause a

RAW hazard if 
$$R(i) \cap D(j) \neq \emptyset$$
  
WAR hazard if  $D(i) \cap R(j) \neq \emptyset$   
WAW hazard if  $R(i) \cap R(j) \neq \emptyset$ 


# Register vs. Memory Data Dependences

- Data hazards due to register operands can be determined at the decode stage but
- Data hazards due to memory operands can be determined only after computing the effective address

store 
$$M[(r1) + disp1] \leftarrow (r2)$$
  
load  $r3 \leftarrow M[(r4) + disp2]$   
Does  $(r1) + disp1 == (r4) + disp2$ ?


A full lecture on how to handle memory dependency later. This lecture: focuses on register dependency


## Data Hazards: An Example




RAW Hazards WAR Hazards WAW Hazards

## Instruction Scheduling







## Out-of-order Completion In-order Issue

I	$T_1$	DIVD			f	f6,		f6,		f4			La	atency 4			
$I_{\cdot}$	2	LD	)			f2,		45(r3)					1				
$I_{\cdot}$	3	MULTD			f	f0,		f2,		f4	. 3		•				
$I_{\cdot}$	4	DIVD			f	8,		f6, f2				4					
$I_{\cdot}$	5	SUBD				f10,		f0,		f6	·6		1				
I	6	ADDD			f	f6,		f8,		f2	f2			1			
cycle			1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
in-order comp				2			<u>1</u>	<u>2</u>	3	4		<u>3</u>	5	<u>4</u>	6	<u>5</u>	<u>6</u>
out-of-or	1	2	<u>2</u>	3	<u>1</u>	4	<u>3</u>	5	<u>5</u>	<u>4</u>	6	<u>6</u>					
What problems can out-of-order comp cause?												ructi ta h				ds	


September 26, 2022

MIT 6.5900 (ne 6.823) Fall 2022

**Exceptions** 

## Scoreboard: A Hardware Data Structure to Detect Hazards Dynamically

## Complex Pipeline



#### When is it Safe to Issue an Instruction?

- Approach: Stall issue until sure that issuing will cause no dependence problems...
- Suppose a data structure keeps track of all the instructions in all the functional units
- The following checks need to be made before the Issue stage can dispatch an instruction
  - Is the required function unit available?
  - Is the input data available?  $\Rightarrow$  RAW?
  - Is it safe to write the destination? ⇒ WAR? WAW?
  - Is there a structural conflict at the WB stage?

#### A Data Structure for Correct Issues

Keeps track of the status of Functional Units

Name	Busy	Oµ	)	Dest	Src1	Src2
Int						_
Mem						
Add1						_
Add2						
Add3						
Mult1						
Mult2						
Div						

#### The instruction i at the Issue stage consults this table

FU available? check the busy column

RAW? search the dest column for i's sources

WAR? search the source columns for i's destination search the dest column for i's destination

An entry is added to the table if no hazard is detected; An entry is removed from the table after Write-Back

## Simplifying the Data Structure Assuming In-order Issue

- Suppose the instruction is not dispatched by the Issue stage
  - If a RAW hazard exists
  - or if the required FU is busy
- Suppose operands are latched by the functional unit on issue

Can the dispatched instruction cause a

WAR hazard? NO: Operands read at issue

WAW hazard? YES: Out-of-order completion

Name	Busy	Op	Dest	Src1 Src2	
Int Mem			Write	<b>No</b> Read is	
Add1			Pending	pending after issue	

## Simplifying the Data Structure

- No WAR hazard
  - ⇒ no need to keep *src1* and *src2*
- The Issue stage does not dispatch an instruction in case of a WAW hazard
  - ⇒ a register name can occur at most once in the dest column Can be encoded as a bit vector

Name	Busy	Op	Dest	Src1	Src2	
Int <u>Mem</u> Add1			Write Pending	_ pen	ead is	
			rending	after	issue	

#### Scoreboard for In-order Issues

Busy[FU#]: a bit-vector to indicate FU's availability.

(FU = Int, Add, Mult, Div)

These bits are hardwired to FU's.

WP[reg#]: a bit-vector to record the registers for which writes are pending.

These bits are set to true by the Issue stage and set to false by the WB stage

Issue checks the instruction (opcode dest src1 src2) against the scoreboard (Busy & WP) to dispatch

FU available? Busy[FU#]

RAW? WP[src1] or WP[src2]

WAR? cannot arise

WAW? WP[dest]

## Scoreboard Dynamics

Issue time	Functional Unit Status Int(1) Add(1) Mult(3) Div(4) WB									mitadistals itasalvadi	/B ne	
t0 <i>I</i> <sub>1</sub>						f6					f6	
$t_1 I_2$	f2						f6				f6, f2	
t2								f6		f2	f6, f2 <u>I</u> 2	
$t\overline{3}$ $I_3$			fO						f6		<b>f6</b> , f0	
t4				fO						f6	<b>f6</b> , f0 <u>I</u> <sub>1</sub>	
t 5 I <sub>4</sub>					f0	f8					f0, f8	
t <del>6</del>							f8			fO	f0, f8 <u>I</u> <sub>3</sub>	
t7 <i>I</i> <sub>5</sub>		f10						f8			f8, f10	
t8									f8	f10	f8, f10 <u>I</u> 5	
t <del>9</del>										f8	f8 <u>I</u> <sub>4</sub>	
t10 I <sub>6</sub>		f6									f6	
t1 <u>1</u>										f6	f6 <u>I</u> <sub>6</sub>	
$I_1$	DIVD			f6,			f6,			f4		
$egin{array}{c} I_2 \ I_3 \ I_4 \ I_5 \ I_6 \end{array}$	LD MULT DIVD SUBI	)		f2, f0, f8, f10	),		45 f2, f6, f0,		-	f4 f2 f6	Check Busy[Fu#] Check WP[src1, src2] Check WP[dest]	
$I_6$	ADDI	D		f6,			f8,			f2		

September 26, 2022

MIT 6.5900 (ne 6.823) Fall 2022

L06-31

# Summary: CDC 6600-style Scoreboard


Instructions are issued in order.

An instruction is issued only if

- It cannot cause a RAW hazard
- It cannot cause a WAW hazard
  - ⇒There can be at most instruction in the execute phase that can write in a particular register

#### WAR hazards are not possible

 Due to in-order issue + operands read immediately




Scoreboard: Two bit-vectors Busy[FU#]: Indicates FU's availability
These bits are hardwired to FU's.

WP[reg#]: Records if a write is pending for a register

Set to true by the Issue stage and set to false by the WB stage

## Preview: Anatomy of a Modern Outof-Order Superscalar Core



- L06 (Today): Complex pipes w/ in-order issue
- L07: Out-of-order exec & renaming
- L08: Branch prediction
- L09: Speculative execution and recovery
- L10: Advanced Memory Ops