Security

Mengjia Yan
Computer Science & Artificial Intelligence Lab
M.I.T.

 Hardware isolation mechanisms like virtual memory guarantee that architectural state will not be directly exposed to other processes...but

- Hardware isolation mechanisms like virtual memory guarantee that architectural state will not be directly exposed to other processes...but
- ISA is a timing-independent interface, and
 - Specify what should happen, not when

- Hardware isolation mechanisms like virtual memory guarantee that architectural state will not be directly exposed to other processes...but
- ISA is a timing-independent interface, and
 - Specify what should happen, not when
- ISA only specifies architectural updates (reg, mem, PC...)
 - Micro-architectural changes are left unspecified

- Hardware isolation mechanisms like virtual memory guarantee that architectural state will not be directly exposed to other processes...but
- ISA is a timing-independent interface, and
 - Specify what should happen, not when
- ISA only specifies architectural updates (reg, mem, PC...)
 - Micro-architectural changes are left unspecified
- So implementation details and timing behaviors (e.g., microarchitectural state, power, etc.) have been exploited to breach security mechanisms.

- Hardware isolation mechanisms like virtual memory guarantee that architectural state will not be directly exposed to other processes...but
- ISA is a timing-independent interface, and
 - Specify what should happen, not when
- ISA only specifies architectural updates (reg, mem, PC...)
 - Micro-architectural changes are left unspecified
- So implementation details and timing behaviors (e.g., microarchitectural state, power, etc.) have been exploited to breach security mechanisms.
- In specific, they have been used as channels to leak information!

Sender


Message


Recipient

Sender


Message









1. Transmitter gets a message




1. Transmitter gets a message




- 1. Transmitter gets a message
- 2. Transmitter modulates channel




- 1. Transmitter gets a message
- 2. Transmitter modulates channel
- 3. Receiver detects modulation on channel




- 1. Transmitter gets a message
- 2. Transmitter modulates channel
- Receiver detects modulation on channel
- 4. Receiver decodes modulation as message






- Domains Distinct architectural domains in which architectural state is not shared.
- Secret the "message" that is transmitted on the channel and detected by the receiver
- Channel some "state" that can be changed, i.e., modulated, by the "transmitter" and whose modulation can be detected by the "receiver".




- Domains Distinct architectural domains in which architectural state is not shared.
- Secret the "message" that is transmitted on the channel and detected by the receiver
- Channel some "state" that can be changed, i.e., modulated, by the "transmitter" and whose modulation can be detected by the "receiver".

Because channel is not a "direct" communication channel, it is often referred to as a "side channel"




- 1. Transmitter "accesses" secret
- 2. Transmitter modulates channel (microarchitectural state) with a message based on secret
- 3. Receiver detects modulation on channel
- Receiver decodes modulation as a message containing the secret















- Secret:
- Transmitter:
- Channel:
- Modulation:
- Receiver:
- Decoders:








- Secret: Pin
- Transmitter:
- Channel:
- Modulation:
- Receiver:
- Decoders:








- Secret: Pin
- Transmitter: Keypad
- Channel:
- Modulation:
- Receiver:
- Decoders:







- Secret: Pin
- Transmitter: Keypad
 Air
- Channel:
- Modulation:
- Receiver:
- Decoders:







• Secret: Pin


Transmitter: Keypad

Channel: Air Acoustic waves

Modulation:

• Receiver:

Decoders:







• Secret:

Transmitter: Keypad

• Channel:

Modulation:

• Receiver:


Decoders:

Pin

Air

Acoustic waves

Cheap Microphone







Secret: Pin


Transmitter: Keypad

• Channel: Air

 Modulation: Acoustic waves Cheap Microphone

Receiver: ML Model

• Decoders:







Secret: Pin

Transmitter: Keypad

• Channel: Air


 Modulation: Acoustic waves Cheap Microphone

Receiver: ML Model

• Decoders:

Physical vs Timing vs uArch Channel


Types of channels




Attacker requires measurement → equipment → physical access

Physical vs Timing vs uArch Channel

Types of channels



Attacker requires measurement → equipment → physical access



Attacker may be remote (e.g., over an internet connection)

Timing Channel Example

```
def check(input):
    size = len(passwd);

    for i in range(0,size):
        if (input [i] == password[i]):
            return ("error");

    return ("success")
```

Timing Channel Example

```
def check(input):
    size = len(passwd);

    for i in range(0,size):
        if (input [i] == password[i]):
            return ("error");

    return ("success")
```

Can you guess the password by monitoring the execution time?

Timing Channel Example

```
def check(input):
    size = len(passwd);

    for i in range(0,size):
        if (input [i] == password[i]):
            return ("error");


    return ("success")
```

Can you guess the password by monitoring the execution time?


The execution time is dependent on how many characters match between the input and the correct password. Attacker can bruteforce each character.

Physical vs Timing vs uArch Channel


Types of channels



Attacker requires measurement → equipment → physical access




Attacker may be remote (e.g., over an internet connection)




Attacker may be remote, or be colocated

Physical vs Timing vs uArch Channel


Types of channels



Attacker requires measurement → equipment → physical access



Attacker may be remote (e.g., over an internet connection)



Attacker may be remote, or be colocated



What can you do with uArch channels?

- Violate privilege boundaries
 - Inter-process communication
 - Infer an application's secret
- (Semi-Invasive) application profiling

What can you do with uArch channels?


- Violate privilege boundaries
 - Inter-process communication
 - Infer an application's secret
- (Semi-Invasive) application profiling

Different from traditional software or physical attacks:

- Stealthy. Sophisticated mechanisms needed to detect channel
- Usually, no permanent indication one has been exploited

Side Channel Attacks in 1977

- A side channel due to disk arm optimization
 - Enqueues requests by ascending cylinder number and dequeues (executes) them by the "elevator algorithm."




A side channel due to disk arm optimization

 Enqueues requests by ascending cylinder number and dequeues (executes) them by the "elevator algorithm."

• Example:

- R issues a request to 55
- S issues a request to either 53 or 57
- R then issues requests to both 52 and 58




A side channel due to disk arm optimization

 Enqueues requests by ascending cylinder number and dequeues (executes) them by the "elevator algorithm."

• Example:

- R issues a request to 55
- S issues a request to either 53 or 57
- R then issues requests to both 52 and 58

Q: If the request to 52 returns first, can we guess what did S issue before?




- A side channel due to disk arm optimization
 - Enqueues requests by ascending cylinder number and dequeues (executes) them by the "elevator algorithm."

• Example:

- R issues a request to 55
- S issues a request to either 53 or 57
- R then issues requests to both 52 and 58

Q: If the request to 52 returns first, can we guess what did S issue before?




53

- A side channel due to disk arm optimization
 - Enqueues requests by ascending cylinder number and dequeues (executes) them by the "elevator algorithm."

• Example:


- R issues a request to 55
- S issues a request to either 53 or 57
- R then issues requests to both 52 and 58




Q: If the request to 52 returns first, can we guess what did S issue before?


53

Note this requires an "active" receiver that preconditions the channel







 An active receiver may need to "precondition" the channel to prepare for detecting modulation




 An active receiver may need to "precondition" the channel to prepare for detecting modulation




- An active receiver may need to "precondition" the channel to prepare for detecting modulation
- An active receiver also needs to deal with synchronization of transmission (modulation) activity with reception (demodulation) activity.




Cache:




Cache:






Cache:



if (send '0')
 idle
else
 write to a set

Cache:




if (send '0')
 idle
else
 write to a set

write to set

t1 = rdtsc()
read from the set
t2 = rdtsc()

Cache:



```
if (send '0')
  idle
else
  write to a set
```


```
t1 = rdtsc()

read from the set

t2 = rdtsc()
```

```
if t2 - t1 > hit_time:
    decode `1'
else
    decode `0'
```

Cache:




```
if (send '0')
  idle
else
  write to a set
```

```
t1 = rdtsc()
read from the set
t2 = rdtsc()
```

```
if t2 - t1 > hit_time:
    decode `1'
else
    decode `0'
```

Cache:




```
if (send '0')
  idle
else
  write to a set
```

```
t1 = rdtsc()
read from the set
t2 = rdtsc()
```

```
if t2 - t1 > hit_time:
    decode `1'
else
    decode `0'
```

Cache:



```
if (send '0')
idle
else
write to a set
```


```
t1 = rdtsc()

read from the set

t2 = rdtsc()
```

```
if t2 - t1 > hit_time:
    decode `1'
else
    decode `0'
```

Cache:



```
if (send '0')

idle

else

write to a set
```


```
t1 = rdtsc()

read from the set

t2 = rdtsc()
```

```
if t2 - t1 > hit_time:
    decode `1'
else
    decode `0'
```

Cache:



```
if (send '0')
  idle
else
  write to a set
```


```
t1 = rdtsc()

read from the set

t2 = rdtsc()
```

```
if t2 - t1 > hit_time:
    decode `1'
else
    decode `0'
```

Cache:



```
if (send '0')
  idle
else
  write to a set
```


```
t1 = rdtsc()

read from the set

t2 = rdtsc()
```

```
if t2 - t1 > hit_time:
    decode `1'
else
    decode `0'
```

Cache:



```
if (send '0')
  idle
else
  write to a set
```

```
t1 = rdtsc()


read from the set

t2 = rdtsc()

if t2 - t1 > hit_time:
```

```
decode `1'
else
decode `0'
```

Cache:



```
if (send '0')
  idle
else
  write to a set
```

```
t1 = rdtsc()

read from the set

t2 = rdtsc()

if t2 - t1 > hit_time:
```

```
decode `1'
else
decode `0'
```

Transmitter in RSA [Percival 2005]

Assume square-and-multiply based exponentiation


```
Input: base b, modulo m,
        exponent e = (e_{n-1} ... e_0)_2
Output: be mod m
r = 1
for i = n-1 down to 0 do
       r = sqrt(r)
       r = mod(r,m)
       if e_i == 1 then
           r = mul(r, b)
           r = mod(r,m)
       end
end
return r
```

Transmitter in RSA [Percival 2005]


Assume square-and-multiply based exponentiation

```
Input: base b, modulo m,
        exponent e = (e_{n-1} ... e_0)_2
Output: be mod m
r = 1
for i = n-1 down to 0 do
       r = sqrt(r)
       r = mod(r,m)
       if e_i == 1 then
           r = mul(r, b)
           r = mod(r,m)
       end
end
return r
```


Secret-dependent memory access → transmitter




Cache:



Cache:




Cache:




if (send '0')
 idle
else
 write to a set

Cache:



```
if (send '0')
idle
else
write to a set
```

Cache:




```
if (send '0')

idle

else

write to a set
```

Cache:



```
if (send '0')

idle


else

write to a set
```

fill a set

t1 = rdtsc()
read all of the set
t2 = rdtsc()

Cache:



```
if (send '0')

idle


else

write to a set
```

fill a set

t1 = rdtsc()
read all of the set
t2 = rdtsc()

Cache:



```
if (send '0')


idle

else


write to a set
```

```
t1 = rdtsc()
read all of the set
t2 = rdtsc()


if t2 - t1 > hit_time:
    decode `1'
else
    decode `0'
```



Generalizes to Other Resources



Generalizes to Other Resources




Any other exploitable structures?

Channel Examples


Resource	Shared by
Private cache (L1, L2)	Intra-core
Shared cache (LLC)	On-socket cross core
Cache directory	Cross socket
DRAM row buffer	Cross socket
TLB (private/shared)	Intra-core/Inter-core
Branch Predictor	Intra-core
Network-on-chip	On-socket cross core
•••	

Process 1 (Xmtr) Process 2 (Receiver)




"We found that identifying all of the sources of accurate clocks was much **easier** than finding all of the possible timing channels in the system.


... If we could make the clocks less accurate, then the effective bandwidth of all timing channels in the system would be **lowered**." (1991)



 Different from conventional communication, this is a side channel (unintended communication).



- Different from conventional communication, this is a side channel (unintended communication).
- One mitigation is to not use the channel.



- Different from conventional communication, this is a side channel (unintended communication).
- One mitigation is to not use the channel.
- -> "data-oblivious execution" or "constant-time programming".

```
Input: base b, modulo m,
        exponent e = (e_{n-1} ... e_0)_2
Output: be mod m
r = 1
for i = n-1 down to 0 do
 r = sqrt(r)
 r = mod(r,m)
  if e_i == 1 then
    r = mul(r, b)
    r = mod(r,m)
  end
end
return r
```

How to make the code execution independent of the secret?

```
Input: base b, modulo m,
        exponent e = (e_{n-1} ... e_0)_2
Output: be mod m
r = 1
for i = n-1 down to 0 do
 r = sqrt(r)
 r = mod(r,m)
  if e_i == 1 then
    r = mul(r, b)
    r = mod(r,m)
  end
end
return r
```

How to make the code execution independent of the secret?

No secret-dependent branches, memory accesses, floating point operations

```
Input: base b, modulo m,
        exponent e = (e_{n-1} ... e_0)_2
Output: be mod m
r = 1
for i = n-1 down to 0 do
 r = sqrt(r)
 r = mod(r,m)
  if e_i == 1 then
                      p = (e_i == 1)
    r = mul(r,b)
                      r2 = mul(r, b)
    r = mod(r,m)
                      r2 = mod(r,m)
  end
                      cmov [p] r, r2
end
```

How to make the code execution independent of the secret?

No secret-dependent branches, memory accesses, floating point operations

return r

```
Input: base b, modulo m,
        exponent e = (e_{n-1} ... e_0)_2
Output: be mod m
r = 1
for i = n-1 down to 0 do
 r = sqrt(r)
 r = mod(r,m)
  if e_i == 1 then
                      p = (e_i == 1)
    r = mul(r,b)
                      r2 = mul(r, b)
    r = mod(r,m)
                      r2 = mod(r,m)
  end
                      cmov [p] r, r2
end
return r
```

How to make the code execution independent of the secret?

No secret-dependent branches, memory accesses, floating point operations

After removing the secret-dependent branch, how about code inside these functions?

```
Input: base b, modulo m,
        exponent e = (e_{n-1} ... e_0)_2
Output: be mod m
r = 1
for i = n-1 down to 0 do
 r = sqrt(r)
 r = mod(r,m)
  if e_i == 1 then
                      p = (e_i == 1)
    r = mul(r,b)
                      r2 = mul(r, b)
    r = mod(r,m)
                      r2 = mod(r,m)
  end
                      cmov [p] r, r2
end
return r
```


How to make the code execution independent of the secret?

No secret-dependent branches, memory accesses, floating point operations

After removing the secret-dependent branch, how about code inside these functions?


Constant-time programming is hard

Distupting Communica




Process 1 (Xmtr) Process 2 (Receiver)

Cache:



fill a set

Cache:



fill a set

Cache: sets Process 1 Process 2 **★**(Receiver) (Xmtr) if (**send '0'**) fill a set idle else


Kirianski et. al. Dawg, Micro'18

write to a set

Cache: sets Process 1 Process 2 **★**(Receiver) (Xmtr) if (**send '0'**) fill a set idle else write to a set

Cache: sets Process 1 Process 2 **★**(Receiver) (Xmtr) if (**send '0'**) fill a set idle else write to a set

Cache:



```
if (send '0')
idle
else
write to a set
```

fill a set


```
t2 = rdtsc()

if t2 - t1 > hit_time:
    decode `1'
else
    decode `0'
```

read all of the set


t1 = rdtsc()

Disjoint Channels




- Making disjoint channels makes communication impossible.
- Channel can be allocated by "domain" and will need to be "cleaned" as processes enter and leave running state, so next process cannot see any "modulation" on the channel.

Obfuscating the channel (1)




 Adding a single hash makes it difficult for the receiver to craft an address that monitors a specific set because addresses in each process will not match one-to-one.

Obfuscating the channel (1)




 Adding a single hash makes it difficult for the receiver to craft an address that monitors a specific set because addresses in each process will not match one-to-one.

Obfuscating the channel (1)




 Adding a single hash makes it difficult for the receiver to craft an address that monitors a specific set because addresses in each process will not match one-to-one.

Communication with subchannels



Transmissions may now occur on one of many subchannels

Communication with subchannels



- Transmissions may now occur on one of many subchannels
- With a single hash, analysis by the receiver can, however, figure out (reverse engineer) which subchannel will be modulated.


Simple Transmitter

```
secret = oneof(0..1)
if secret == 1:
    x = channel
```


Simple Transmitter

secret = oneof(0..1)
if secret == 1:
 x = channel

Modulation for Sending 0 or 1



Simple Transmitter



Like an amplitude modulated (AM) radio transmission (RSA example)


Another Transmitter

secret = oneof(0..3)
subchannel[secret] = 1

Another Transmitter

secret = oneof(0..3)
subchannel[secret] = 1

Modulation for sending 0..3




Another Transmitter

Xmit 0

0.4

0.2

0



Like a frequency modulated (FM) radio transmission (See later Meltdown)


 \blacksquare sub ch 0 \blacksquare sub ch 1 \blacksquare sub ch 2 \blacksquare sub ch 3

Xmit 2

Xmit 3


Xmit 1

Obfuscating the channel (2)




- Adding a process dependent hash makes the needed cache collision probabilistic.
- Now the receiver needs an extra step to find a way to probe a variety of "channels" to detect modulation.

Receiver Calibration




Receiver Calibration



 The calibration unit determines which subchannels the receiver needs to use to detect modulation by a transmission

Receiver Calibration



- The calibration unit determines which subchannels the receiver needs to use to detect modulation by a transmission
- During calibration, the receiver may just observe known transmissions by the transmitter or provoke the transmitter to make a particular transmission.

Nature of hash

- Well-known
- Secret
- Cryptographic (per machine key)

Nature of hash

- Well-known
- Secret
- Cryptographic (per machine key)

Hashes per core

- Single for all processes
- Per process hash

Nature of hash

- Well-known
- Secret
- Cryptographic (per machine key)

Hashes per core

- Single for all processes
- Per process hash

Variation with time

- Unchanging
- Fixed interval in accesses (all sets at once or subset of sets)
- Random interval (all sets at once or subset of sets)

Nature of hash

- Well-known
- Secret
- Cryptographic (per machine key)

Hashes per core


- Single for all processes
- Per process hash


Variation with time

- Unchanging
- Fixed interval in accesses (all sets at once or subset of sets)
- Random interval (all sets at once or subset of sets)


Hashes per address


Single or multiple








write to set





















idle else
write to a set

t1 = rdtsc()

read from the set

t2 = rdtsc()

if t2 - t1 > hit_time:
 decode `1'
else
 decode `0'



if (send '0')
idle else
write to a set

write to set

t1 = rdtsc()


read from the set

t2 = rdtsc()

if t2 - t1 > hit_time:
 decode `1'
else
 decode `0'


Receiver interprets "noise" as a signal!

Channel Noise




 Another (or the same) transmitter may introduce changes of state (noise) into the channel which will confound the receiver

Channel Noise



- Another (or the same) transmitter may introduce changes of state (noise) into the channel which will confound the receiver
- Reception now becomes **probabilistic**, and a stochastic analysis is needed for the receiver to decode the modulation it sees in the channel.

Channel Noise




- Another (or the same) transmitter may introduce changes of state (noise) into the channel which will confound the receiver
- Reception now becomes **probabilistic**, and a stochastic analysis is needed for the receiver to decode the modulation it sees in the channel.
- Increases in reliability of reception can be improved by improved message encoding, e.g., by repeating the message.


Noise makes signal probabilistic

secret = oneof(0..3)
subchannel[secret] = 1

Modulation for sending 0..3




So far...




 The communication model provides a systematic way to reason about microarchitectural side channels

So far...




- The communication model provides a systematic way to reason about microarchitectural side channels
- Different attack strategies are usually different ways of modulating channels

So far...




- The communication model provides a systematic way to reason about microarchitectural side channels
- Different attack strategies are usually different ways of modulating channels
- To improve channel precision, need precondition, calibration, decoding techniques, noise => all have analogies to telecommunication

Types of Transmitters



- Types of transmitter:
 - 1. Pre-existing so victim itself leaks secret, (e.g., RSA keys)



- In x86, a page table can have kernel pages which are only accessible in kernel mode:
 - This avoids switching page tables on context switches, but

- In x86, a page table can have kernel pages which are only accessible in kernel mode:
 - This avoids switching page tables on context switches, but
 - Hardware speculatively assumes that there will not be an illegal access, so instructions following an illegal instruction are executed speculatively.

- In x86, a page table can have kernel pages which are only accessible in kernel mode:
 - This avoids switching page tables on context switches, but
 - Hardware speculatively assumes that there will not be an illegal access, so instructions following an illegal instruction are executed speculatively.
- So what does the following code do when run in user mode do?
 val = *kernel address;

- In x86, a page table can have kernel pages which are only accessible in kernel mode:
 - This avoids switching page tables on context switches, but
 - Hardware speculatively assumes that there will not be an illegal access, so instructions following an illegal instruction are executed speculatively.
- So what does the following code do when run in user mode do?
 val = *kernel address;
- Causes a protection fault, but data at "kernel_address" is speculatively read and loaded into val!

1. Preconditioning: Receiver allocates an array subchannels[256] and flushes all its cache lines

- 1. Preconditioning: Receiver allocates an array subchannels[256] and flushes all its cache lines
- 2. Transmit: Transmitter (controlled by attacker) executes

```
uint8_t secret = *kernel_address;
subchannels[secret] = 1;
```

- 1. Preconditioning: Receiver allocates an array subchannels[256] and flushes all its cache lines
- 2. Transmit: Transmitter (controlled by attacker) executes

```
uint8_t secret = *kernel_address;
subchannels[secret] = 1;
```

3. Receive: After handling protection fault, receiver times accesses to all of subchannels[256], finds the subchannel that was "modulated" to decode the secret.

- 1. Preconditioning: Receiver allocates an array subchannels[256] and flushes all its cache lines
- 2. Transmit: Transmitter (controlled by attacker) executes

```
uint8_t secret = *kernel_address;
subchannels[secret] = 1;
```

- 3. Receive: After handling protection fault, receiver times accesses to all of subchannels[256], finds the subchannel that was "modulated" to decode the secret.
- Result: Attacker can read arbitrary kernel data!

- 1. Preconditioning: Receiver allocates an array subchannels[256] and flushes all its cache lines
- 2. Transmit: Transmitter (controlled by attacker) executes

```
uint8_t secret = *kernel_address;
subchannels[secret] = 1;
```

- 3. Receive: After handling protection fault, receiver times accesses to all of subchannels[256], finds the subchannel that was "modulated" to decode the secret.
- Result: Attacker can read arbitrary kernel data!
 - For higher performance, use transactional memory (protection fault aborts transaction on exception instead of invoking kernel)

- 1. Preconditioning: Receiver allocates an array subchannels[256] and flushes all its cache lines
- 2. Transmit: Transmitter (controlled by attacker) executes

```
uint8_t secret = *kernel_address;
subchannels[secret] = 1;
```

- 3. Receive: After handling protection fault, receiver times accesses to all of subchannels[256], finds the subchannel that was "modulated" to decode the secret.
- Result: Attacker can read arbitrary kernel data!
 - For higher performance, use transactional memory (protection fault aborts transaction on exception instead of invoking kernel)
 - Mitigation?

- 1. Preconditioning: Receiver allocates an array subchannels[256] and flushes all its cache lines
- 2. Transmit: Transmitter (controlled by attacker) executes

```
uint8_t secret = *kernel_address;
subchannels[secret] = 1;
```

- 3. Receive: After handling protection fault, receiver times accesses to all of subchannels[256], finds the subchannel that was "modulated" to decode the secret.
- Result: Attacker can read arbitrary kernel data!
 - For higher performance, use transactional memory (protection fault aborts transaction on exception instead of invoking kernel)
 - Mitigation? Do not map kernel data in user page tables


- 1. Preconditioning: Receiver allocates an array subchannels[256] and flushes all its cache lines
- 2. Transmit: Transmitter (controlled by attacker) executes

```
uint8_t secret = *kernel_address;
subchannels[secret] = 1;
```

- 3. Receive: After handling protection fault, receiver times accesses to all of subchannels[256], finds the subchannel that was "modulated" to decode the secret.
- Result: Attacker can read arbitrary kernel data!
 - For higher performance, use transactional memory (protection fault aborts transaction on exception instead of invoking kernel)
 - Mitigation? Do not map kernel data in user page tables
 Return zero upon permission check failure

Return zero upon permission check failure (supporting precise exception)

Types of Transmitters



- Types of transmitter:
 - 1. Pre-existing so victim itself leaks secret, (e.g., RSA keys)
 - 2. Programmed and invoked by attacker (e.g., Meltdown)

 Consider a situation where there is some kernel code that looks like the following:

```
xmit: uint8_t index = *kernel_address;
    uint8_t dummy = random_array[index];
```

 Consider a situation where there is some kernel code that looks like the following:

```
xmit: uint8_t index = *kernel_address;
    uint8_t dummy = random_array[index];
```

Interpret that code as an FM transmitter:

```
xmit: uint8_t secret = *kernel_address;
    uint8_t dummy = subchannels[secret];
```

 Consider a situation where there is some kernel code that looks like the following:

```
xmit: uint8_t index = *kernel_address;
    uint8_t dummy = random_array[index];
```

Interpret that code as an FM transmitter:

```
xmit: uint8_t secret = *kernel_address;
uint8_t dummy = subchannels[secret];
```

 But this kernel code is protected by a branch. Can we make the kernel speculatively execute "xmit"?

```
if (kernel_address is public_region) {
   uint8_t index = *kernel_address;
   uint8_t dummy = subchannels[index];
}
```

 Consider a situation where there is some kernel code that looks like the following:

```
xmit: uint8_t index = *kernel_address;
    uint8_t dummy = random_array[index];
```

Interpret that code as an FM transmitter:

```
xmit: uint8_t secret = *kernel_address;
uint8_t dummy = subchannels[secret];
```

 But this kernel code is protected by a branch. Can we make the kernel speculatively execute "xmit"?

Consider the following kernel code, e.g., in a system call

```
if (x < array1_size)
y = array2[array1[x] * 4096];</pre>
```

1. Precondition: Flush all the elements in array2 from cache

Consider the following kernel code, e.g., in a system call

```
if (x < array1_size)
y = array2[array1[x] * 4096];</pre>
```

- 1. Precondition: Flush all the elements in array2 from cache
- Train: Attacker invokes this kernel code with small values of x to train the branch predictor to be taken

Consider the following kernel code, e.g., in a system call

```
if (x < array1_size)
y = array2[array1[x] * 4096];</pre>
```

- 1. Precondition: Flush all the elements in array2 from cache
- Train: Attacker invokes this kernel code with small values of x to train the branch predictor to be taken
- 3. Transmit: Attacker invokes this code with an <u>out-of-bounds</u> x, so that &array1[x] points to a desired kernel address. Core mispredicts branch, <u>speculatively</u> fetches address &array2[array1[x] * 4096] into the cache.

Consider the following kernel code, e.g., in a system call

```
if (x < array1_size)
y = array2[array1[x] * 4096];</pre>
```

- 1. Precondition: Flush all the elements in array2 from cache
- 2. Train: Attacker invokes this kernel code with small values of x to train the branch predictor to be taken
- 3. Transmit: Attacker invokes this code with an <u>out-of-bounds</u> x, so that &array1[x] points to a desired kernel address. Core mispredicts branch, <u>speculatively</u> fetches address &array2[array1[x] * 4096] into the cache.
- 4. Receive: Attacker probes cache to infer which line of array2 was fetched, learns data at kernel address

- Can also exploit indirect branch predictor:
 - Most BTBs store partial tags for source addresses

- Can also exploit indirect branch predictor:
 - Most BTBs store partial tags for source addresses


```
kernel_address = a_desired_address;
jump some_where_else
...
kernel_address = a_safe_address;
jump xmit
...
xmit: uint8_t secret = *kernel_address;
uint8_t dummy = subchannels[secret];
```

- Can also exploit indirect branch predictor:
 - Most BTBs store partial tags for source addresses

```
kernel_address = a_desired_address;
jump some_where_else
...
kernel_address = a_safe_address;
jump xmit
...
xmit: uint8_t secret = *kernel_address;
uint8_t dummy = subchannels[secret];
```

- 1. Train: trigger xyz->xmit many times
- 2. Transmit: 'abc' and 'xyz' alias in BTB, so we can speculatively trigger abc->xmit
- 3. Receive: similar to Spectre v1

Types of Transmitters



Types of transmitter:

- 1. Pre-existing so victim itself leaks secret, (e.g., RSA keys)
- 2. Programmed and invoked by attacker (e.g., Meltdown)
- 3. Synthesized from existing victim code and invoked by attacker (e.g., Spectre v2)

 Spectre relies on speculative execution, not late exception handling → Much harder to fix than Meltdown

- Spectre relies on speculative execution, not late exception handling → Much harder to fix than Meltdown
- Several other Spectre variants reported
 - Leveraging the speculative store buffer, return address stack, leaking privileged registers, etc.

- Spectre relies on speculative execution, not late exception handling → Much harder to fix than Meltdown
- Several other Spectre variants reported
 - Leveraging the speculative store buffer, return address stack, leaking privileged registers, etc.
- Can attack any type of VM, including OSs, VMMs, JavaScript engines in browsers, and the OS network stack (NetSpectre)

- Spectre relies on speculative execution, not late exception handling → Much harder to fix than Meltdown
- Several other Spectre variants reported
 - Leveraging the speculative store buffer, return address stack, leaking privileged registers, etc.
- Can attack any type of VM, including OSs, VMMs, JavaScript engines in browsers, and the OS network stack (NetSpectre)
- Short-term mitigations:
 - Microcode updates (disable sharing of speculative state when possible)
 - OS and compiler patches to selectively avoid speculation

- Spectre relies on speculative execution, not late exception handling → Much harder to fix than Meltdown
- Several other Spectre variants reported
 - Leveraging the speculative store buffer, return address stack, leaking privileged registers, etc.
- Can attack any type of VM, including OSs, VMMs, JavaScript engines in browsers, and the OS network stack (NetSpectre)
- Short-term mitigations:
 - Microcode updates (disable sharing of speculative state when possible)
 - OS and compiler patches to selectively avoid speculation
- Long-term mitigations:
 - Disabling speculation?
 - Closing side channels?

Summary

- ISA is a timing-independent interface, and
 - Specify what should happen, not when
- ISA only specifies architectural updates
 - Micro-architectural changes are left unspecified
- So implementation details (e.g., speculative execution) and timing behaviors (e.g., microarchitectural state, power, etc.) have been exploited to breach security mechanisms.
- ISA, as a software-hardware contract, is insufficient for reasoning about microarchitectural security

Coming Spring 2023: Secure Hardware Design

Learn to attack processors...

Side channel attacks

Transient/ speculative execution attacks

Row-hammer attacks

SGX Enclave Design

Hardware support for memory safety

And more!

And learn to defend them!

Take 6.S983 This Spring! (ne 6.888)



Mengjia Yan mengjia@csail.mit.edu Graduate-Level/ AUS 12 Units (3-0-9) MW 1:00 - 2:30

Thank you!