

Problem M17.1: Reliability (Spring 2015 Quiz 4, Part A)

Ben Bitdiddle has a two-core processor with the following characteristics:

- Each core has a single-set, two-way set-associative private cache.
- Caches use the LRU replacement policy.
- Caches use a snoopy, bus-based MSI coherence protocol.
- Each cache line has the following fields: tag, data, and coherence state.
- The coherence state field is two bits (M state = 11, S state = 10, I state = 0X). The highorder bit represents whether the line is valid, and the low-order bit represents whether the line is dirty.
- Both cache lines share a single LRU bit. If the LRU bit is 1, block 1 will be replaced first. Otherwise, block 2 will be replaced.
- All instructions complete in a single cycle, including cache misses and bus transfers.

The structure of the private caches in the processor is shown below.

Core P1						
LRU bit	Cache block 1			Cache block 2		
	Coherence state (2 bits)	Tag (3 bits)	Data (8 bits)	Coherence state (2 bits)	Tag (3 bits)	Data (8 bits)

Core P2						
LRU bit	Cache block 1			Cache block 2		
	Coherence state (2 bits)	Tag (3 bits)	Data (8 bits)	Coherence state (2 bits)	Tag (3 bits)	Data (8 bits)

Suppose the private caches start with all their bits set to 0. Ben's target program for this multicore processor is the following code sequence:

Time :	Operation :	ACE Instruction? :
Cycle 0	P1: read 0x0A	Yes
Cycle 1	P2: read 0x0A	No
Cycle 2	P2: write 0x0A	Yes
Cycle 3	P1: read 0x0A	Yes
Cycle 4	P1: read 0x0B	Yes
Cycle 5	P1: read 0x0B	No
Cycle 6	P1: read 0x0A	Yes
Cycle 7	P1: read 0x0C	No
Cycle 8	P1: halt	No
Cycle 9	P2: halt	No

Problem M17.1.A

Suppose the first load in core P1 brings A to cache block 1. During which cycles are the following bits ACE? Use Y to indicate the bit is ACE, or N to indicate it is un-ACE.

[illegible]

P1 Cache block 1

[illegible]

P1 Cache block 2

[illegible]

Problem M17.1.B

What is the **AVF** of the coherence state fields in the private cache of core P1 over cycles 0-9?
(Consider the coherence state fields only, not other fields)

Problem M17.1.C


Ben wants to protect his processor from cosmic rays by adding a protection mechanism. He wants to know the AVF of tag, data, and the LRU bit in the private cache first before adding his mechanism. Help Ben classify these three fields by their AVF into the following three categories: high (AVF near 100%), low (AVF near 0%), and medium (in between). Use one or two sentences to explain your answer for each case.

Problem M17.1.D

After finding the AVFs, Ben decides to add parity bits to all fields (coherence state, tag, data, and LRU bit). However, this causes a large number of false DUE events (detected unrecoverable errors). What structure in the private cache has the largest fraction of false DUE events, relative to their total DUE events?

Problem M16.2: Reliability (Spring 2019 Quiz 4, Part C)

Ben Bitdiddle wants to add a stream prefetcher between the L1 data cache and the L2 cache of his processor. This stream prefetcher predicts L1 cache misses and fetches the predicted cache lines speculatively. To avoid polluting the L1 cache, the stream prefetcher buffers prefetched lines into a **stream buffer**, a 4-entry tagged FIFO queue shown below. Each stream buffer entry contains the prefetched data, the corresponding tag, and a valid bit.



When a cache miss occurs in the L1 data cache, the stream prefetcher requests the next 4 consecutive cache lines from the L2, enters their tags in the buffer, and sets the valid bits to zero. Each valid bit is set once the corresponding entry is prefetched from the L2 cache. For instance, an L1 miss to a cache line with *line address* L will cause lines L+1, L+2, L+3, and L+4 to be prefetched.

Subsequent accesses to the L1 data cache that miss compare their address against the head of the buffer to see if it contains a valid entry with a matching tag. If the access hits in the head entry of the buffer, the buffer serves the data to the L1 cache, and the prefetcher initiates a fetch for the line that follows the tail entry of the buffer. If the access misses in the head entry of the buffer, the request is forwarded to the L2, the stream buffer is flushed, and the next 4 consecutive lines are prefetched from the L2.

Problem M17.2.A

The L1 data cache consists of **16B cache lines** and is initially empty. The following sequence of events occur in the system:

Cycle	Event
0	Load to address 0x00 misses in L1 cache and the stream buffer
50	Four following cache lines arrive at the stream buffer
100	Load to address 0x10 misses in L1 cache, and hits in the head of the stream buffer
110	Load to address 0x20 misses in L1 cache, and hits in the head of the stream buffer
120	Load to address 0xC0 misses in L1 cache and the stream buffer
170	Four following cache lines arrive at the stream buffer
200	Load to address 0xD0 misses in L1 cache, and hits in the head of the stream buffer

Indicate whether the different **fields of the head entry of the buffer** are ACE, unACE, or unknown for each of the following cycle intervals. Explain any assumptions you make.

Cycle Interval	Tag	Valid bit	Data
0-50			
50-100			
100-110			
110-120			
120-170			
170-200			

Problem M17.2.B

For the given sequence of events in Question A, what is the Architectural Vulnerability Factor (AVF) of the data field in the head entry?

Problem M17.2.C

We now have a different program that traverses a linked list. Each node object in the linked list is stored across 2 consecutive cache lines, and different nodes are stored in non-consecutive cache lines. Qualitatively describe how the AVF of the data field would differ between the head and tail entry for this program.

Problem M17.2.D

Ben wants to add protection from random bit flips for the three fields in his stream buffer. For each field, indicate the most appropriate protection mechanism among the following:

- **No protection**
- **Parity bit:** Ability to detect single bit flips
- **ECC:** Ability to correct single bit flips, and detect two bit flips.

Justify your answer for each field with one or two sentences.