# 6.888 Secure Hardware Design

Mengjia Yan Fall 2020





# Today's Agenda

- Introduce yourself
- Logistics
- Course Overview

# **Introduce Yourself**





# **Course Logistics**





#### **Basic Administrivia**

- Instructor:
  - Mengjia Yan <<u>mengjia@csail.mit.edu</u>>
- TA:
  - Miles Dai <<u>milesdai@mit.edu</u>>
- Mailing List:
  - <u>6888-fa20-staff@csail.mit.edu</u>

- Website: <u>http://csg.csail.mit.edu/6.888Yan/</u>
  - Paper readings
  - Syllabus
  - Assignments
- Piazza:
  - Announcements
  - Discussions
- HotCRP: Submit paper reviews
- Canvas: Submit project proposals & reports

#### **Course Website**

| Date          | Торіс                                       | Speaker | Reading   | Notes        |
|---------------|---|---------|---|--------------|
| 9/16 (Wed)    | Micro-<br>architectural Side<br>Channel     | Mengjia | Kiriansky et al. DAWG: A defense against cache timing attacks in speculative<br>execution processors. MICRO. 2018.<br><b>Optional:</b> Qian et al. A survey of microarchitectural timing attacks and<br>countermeasures on contemporary hardware. Journal of Cryptographic<br>Engineering (2018). |              |
| 9/21 (Mon)    | Traditional Side<br>Channels                | Mengjia | Percival, Colin. Cache missing for fun and profit. (2005).<br><b>Optional:</b> Yarom et al. FLUSH+RELOAD: a high resolution, low noise, L3 cache<br>side-channel attack. USENIX Security. 2014.<br>Liu et al. Last-level cache side-channel attacks are practical. S&P, 2015.                     | Lab Assigned |
| 9/23<br>(Wed) | Transient<br>Execution Attacks              | Mengjia | Kocher et al. Spectre attacks: Exploiting speculative execution. S&P. 2019.<br><b>Optional:</b> Canella et al. A systematic evaluation of transient execution attacks and defenses. USENIX Security. 2019.  |              |
| 9/28 (Mon)    | Transient<br>Execution<br>Defenses          |         | Yu et al. Speculative Taint Tracking (STT) A Comprehensive Protection for<br>Speculatively Accessed Data. MICRO. 2019.<br><b>Optional:</b> Guarnieri et al. Hardware-Software Contracts for Secure<br>Speculation. arXiv preprint. 2020.  |              |
| 9/30<br>(Wed) | Hardware to<br>Enforce Non-<br>interference |         | Tiwari et al. Complete information flow tracking from the gates up. ASPLOS.<br>2009.<br><b>Optional:</b> Ferraiuolo et al. HyperFlow: A processor architecture for<br>nonmalleable, timing-safe information flow security. CCS. 2018.   |              |

#### **Pre-requisites and Recommendation**

- Pre-requisite:
  - Basic computation structure course (6.004)
- Recommended but not required
  - System security and software security courses (6.858, 6.857)
  - Advanced computer architecture course (6.823)
  - Basic applied cryptography (6.875)

# **Assignments and Grading**

- Paper reviews (2 papers/week) 25%
  - 500 word summary + 1-2 discussion questions
- Seminars 15%
  - Discussion lead for 1-2 papers 10%
  - Participation 5%
- Lab assignments 15%
- Research project 50%
  - Proposal 10%
  - Weekly report + Checkpoint 10%
  - Final report 15%
  - Final presentation 15%

#### **Seminar Format**

- Every student will write a review for each paper
  - 500 word summary, comments on pros and cons, and key takeaways
  - 1-2 discussion questions
  - Due @midnight before each class
  - Submit via HotCRP (visible after the due time)
- Each paper will have one student as the lead presenter
  - ~45 min presentation: A good opportunity to practice presentation skills
  - Send slides to me 24 hours before the lecture
  - Design a poll question
  - I may invite the authors of the paper to attend the presentation (opportunities to ask questions that only the authors can answer)

#### **Presentation Format**

- Background and Motivation
- Threat Model
- Key technical ideas (*insights*), main contributions
- Strengths/Weaknesses
- Directions for future work
- Several questions for discussion

# Lab Assignments (3.5 weeks)

#### • Team of 2 persons


- 1) Dead drop: Build a communication channel via hardware resource contention
- 2) Capture the flag: Steal a secret via hardware resource contention
- Opportunities to turn into final projects





#### **Dead Drop**


• Communicate via hardware resource contention



Cache

# **Capture the Flag**

• Steal secrets via hardware resource contention



Cache

# Final Project (8 weeks)

- Original research project
- Solo or 2 person groups
- Deliverables
  - Proposal (schedule pre-proposal meetings with me)
  - Weekly report (short and informal) + Checkpoint (5 min presentation)
  - Final report + Final presentation
- Open-ended topics
  - Must have some hardware security angle

## Hardware Security: The Evil and The Good

- Attack modern processors
  - To thoroughly understand HW vulnerabilities





- Secure computation on HW
  - e.g., data oblivious abstraction, enclave abstraction



# **Course Project Examples**

#### {Attacks, Defenses} x {Theory, Practice}

- Attack + Practice
  - Discover an exploit in existing processors or existing applications
- Attack + Theory
  - What architectural principles fundamentally leak what degree of privacy
- Defense + Practice
  - Mitigate an existing threat using SW/HW
- Defense + Theory
  - Mitigate broad classes of present+future threats

# **Collaboration Policy and Warning**

- Discussions are always encouraged.
- You should carefully acknowledge all contributions of ideas by others, whether from classmates or from sources you have read.
- <u>MIT academic integrity</u> guidelines

#### Warning

- Please don't attack other people's computers or information without their prior permission.
- <u>MIT network rules</u>

### **TODO Today**


- Check the paper list on <u>http://csg.csail.mit.edu/6.888Yan/schedule.html</u>
- Fill the google form <a href="https://forms.gle/G6gh6sEYJ4UY24ePA">https://forms.gle/G6gh6sEYJ4UY24ePA</a>
  - your background/interests (e.g., microarchitecture, theoretical crypto, system security)
  - Top 5 papers that you would like to present

# **Course Overview**






#### Why Hardware Security?



Computing Systems




# **Preview of Modules/Topics**

- Introduction
- 1) Micro-architecture Side Channel
- 2) Enclaves
- 3) Opensource Hardware and Verification
- 4) Physical Side Channels
- 5) Memory Safety

#### Introduction

- Commercial processor architectures that include security features:
  - LPAR in IBM mainframes (1970s)
  - IBM 4758 (2000s)
  - ARM TrustZone (2000s)
  - Intel TXT & TPM module (2000s)
  - Intel SGX (mid 2010s)
  - AMD SEV (late 2010s)


#### **Micro-architecture Side Channels**




[\*] Kiriansky et al. DAWG: a defense against cache timing attacks in speculative execution processors. MICRO'18

6.888 - L1 Introduction

#### **Micro-architecture Side Channel**




#### **Micro-architecture Side Channels**




[\*] Kiriansky et al. DAWG: a defense against cache timing attacks in speculative execution processors. MICRO'18

6.888 - L1 Introduction

### **Oblivious Programming**




#### **Micro-architecture Side Channels**




[\*] Kiriansky et al. DAWG: a defense against cache timing attacks in speculative execution processors. MICRO'18

6.888 - L1 Introduction






#### **Enclaves**



- Side-channel vulnerabilities in an enclave setup?
- Defend against privileged attackers?
- How to write efficient enclave applications?


### **Opensource Hardware and Verification**

• Modern hardware is a mess for security. What if you can design everything from scratch?



- Many design choices:
  - HW v.s. SW implementations?
  - New abstraction of HW?
- How to verify the security of HW or multiple layers of a system


#### **Physical Attacks**



*EM side channels to steal bitcoin signing keys* 


# **Physical Attacks**

• Modern physical side channels can be done remotely



### **Memory Safety**

- Classical memory safety issues
  - E.g., buffer overflow
- HW: accelerators for security checks
- A more interesting question: what is a good abstraction?



# Next: Secure Processors in Industry



