Transient Side Channels

Mengjia Yan Fall 2020

Based on slides from Christopher W. Fletcher





Reminder

- 1st paper review due midnight on 09/27 (before the next lecture)
- You will receive an invitation from HotCRP
 - https://mit-6888-fa20.hotcrp.com/

9/28 (Mon)	Hardware to Enforce Non- interference	Mengjia	Tiwari et al. Complete information flow tracking from the gates up. ASPLOS. 2009. Optional: Ferraiuolo et al. HyperFlow: A processor architecture for nonmalleable, timing-safe information flow security. CCS. 2018.	
9/30 (Wed)	Transient Execution Defenses	Lindsey	Yu et al. Speculative Taint Tracking (STT) A Comprehensive Protection for Speculatively Accessed Data. MICRO. 2019. Optional: Guarnieri et al. Hardware-Software Contracts for Secure Speculation. arXiv preprint. 2020.	

Micro-architecture Side Channels



Kiriansky et al. DAWG: a defense against cache timing attacks in speculative execution processors. MICRO'18

6.888 L6-Transient Side Channels

Recap: 5-stage Pipeline



5-stage Pipeline



- In-order execution:
 - Execute instructions according to the program order

t5 t6 t7 t0 t2 t3 time t1 t4 IF₁ $ID_1 EX_1$ instruction1 MA_1 WB IF₂ ID₂ EX₂ MA₂ instruction2 WB_2 ID₃ EX₃ MA₃ WB₃ IF₃ instruction3 IF_4 instruction4 ID_4 EX_4 MA₄ WB₄ EX₅ MA₅ WB₅ instruction5

Data Hazard and Control Hazard

.....

 time
 t0
 t1
 t2
 t3
 t4
 t5
 t6
 t7

 Loop:

 LD(R1, 0, R2)
 IF1
 ID1
 EX1
 MA1
 WB1

 ADD(R2, 10, R3)
 IF2
 ID2
 EX2
 MA2
 WB2

 BNE(R3, Loop)
 IF3
 ID3
 EX3
 MA3
 WB3

6.888 L6-Transient Side Channels

Resolving Hazards

• Stall or Bypass

- Speculation (e.g., branch predictor)
 - Guess a value and continue executing anyway
 - When actual value is available, two cases
 - Guessed correctly \rightarrow do nothing
 - Guessed incorrectly \rightarrow restart with correct value (roll back)

Branch Predictor

- Predict Taken/Not taken
 - Not taken: PC+4
 - Taken: need to know target address
- Predict target address
 - Branch target buffer (BTB)
 - Map <current PC, target PC>
- Use history information to setup the predictor

Complex In-order Pipeline



Out-of-order Execution

- When the pipeline is stalled, find something else to do
- When we do out-of-order execution, we are speculating that previous instructions do not cause exception
- If instruction *n* is speculative instruction, instruction *n+i* is also speculative



Speculative & Out-of-Order Execution



Terminology

A **speculative** instruction may squash.

• When executed, can change uArch state

A Transient instruction will squash, i.e., will not commit.

A Non-Transient instruction will not squash, i.e., will eventually retire.

That is, **transient instructions** are unreachable on a non-speculative microarchitecture.

General Attack Schema



- The difference between transient and non-transient side channels
 - Whether the secret access or transmitter execution is transient

Meltdown & Spectre





Kernel/User Pages

Virtual memory

0x00000000

Kernel pages

User pages

- In x86, a process's virtual address space includes kernel pages, but kernel pages are only accessible in kernel mode
 - For performance purpose
 - Avoids switching page tables on context switches
- What will happen if accessing kernel addresses in user mode?
 - Protection fault

Meltdown

- Problem: Speculative instructions can change uArch state, e.g., ca
- Attack procedure
- 1. Setup: Attacker allocates probe_array, with 256 cache lines. Flue es all its cache lines
- 2. Transmit: Attacker executes

..... Ld1: uint8_t byte = *kernel_address; Ld2: unit8_t dummy = probe_array[byte*64];

3. Receive: After handling protection fault, attacker performs cache side channel attack to figure out which line of probe_array is accessed → recovers byte

Exception handling is deferred when the

instruction reaches the head of ROB.

ROB head

D1

Meltdown Type Attacks

- Can be used to read arbitrary memory
- Leaks across privilege levels
 - OS $\leftarrow \rightarrow$ Application
 - SGX $\leftarrow \rightarrow$ Application (e.g., Foreshadow)
 - Etc
- Mitigations:
 - Stall speculation
 - Register poisoning
- We generally consider it as a design bug

Spectre Variant 1 – Exploit Branch Condition



Attacker to read arbitrary memory:

- 1. Setup: Train branch predictor
- 2. Transmit: Trigger branch misprediction; *&array1[x]* maps to some desired kernel address
- 3. Receive: Attacker probes cache to infer which line of *array2* was fetched

Spectre Variant 2 – Exploit Branch Target

- Most BTBs store partial tags and targets...
 - <last n bits of current PC, target PC>



Train BTB properly \rightarrow Execute arbitrary gadgets speculatively

6.888 L6-Transient Side Channels

General Attack Schema



Hard to fix

Hard to fix

- Traditional (non-transient) attacks
 - Data-dependent program behavior
- Transient attacks
 - Meltdown = transient execution + deferred exception handling
 - Spectre = transient execution on wrong paths

"Easy" to fix



Transient execution attacks use (not "are") side/covert channels.

"Spectre" (wrong-path execution) is **fundamental**. Speculation/prediction is not perfect.

"Meltdown" (deferred exceptions) is not fundamental.

Transient v.s. Non-transient





Classification



{Transient, Non-transient} secret x {Transient, Non-transient} transmitter

Secret accessed	Transmitter	Classification	
Non-transient	Non-transient	Traditional side channels	
Transient	Non-transient	Not possible on today's machines?	
Non-transient	Transient	Spectre	
Transient	Transient	Spectre	

Non-transient secret + Non-transient transmitter

What can leak?

A subset of committed architectural state, at each point in the program's dynamic execution.



Non-transient secret + {Transient, Non-transient} transmitter

secret <- load(0x5)
secret <- secret + 1
secret -> store(0x5)

secret <- load(0x5)
Dummy<- load(secret)</pre>

secret <- load(0x5)
if (false)
Dummy<-load(secret)</pre>

Non-transient secret + Non-transient transmitter:secret does not leaksecret leaks

secret does not leak

Non-transient secret + Transient secret :

secret does not leak

secret leaks



secret leaks (!)

Leakage Summary

{Transient, Non-transient} secret x {Transient, Non-transient} transmitter



Next Lecture:

Tiwari et al. <u>Complete information flow tracking from the</u> <u>gates up.</u> ASPLOS. 2009.



