\begin{thebibliography}{10}

\bibitem{Agarwal95}
A.~Agarwal, R.~Bianchini, D.~Chaiken, K.~L. Johnson, D.~Kranz, J.~Kubiatowicz,
  B.-H. Lim, K.~Mackenzie, , and D.~Yeung.
\newblock {The MIT Alewife Machine: Architecture and Performance}.
\newblock In {\em Proceedings of the 22nd Annual International Symposium on
  Computer Architecture}, pages 2 -- 13, 1995.

\bibitem{Agerwala95}
T.~Agerwala, J.~L. Martin, J.~H. Mirza, D.~C. Sadler, D.~M. Dias, and M.~Snir.
\newblock {{SP2} System Architecture}.
\newblock {\em {IBM} Systems Journal}, 34(2):152 -- 184, 1995.

\bibitem{Barton94}
E.~Barton, J.~Cownie, and M.~{McLaren}.
\newblock Message passing on the meiko cs-2.
\newblock {\em Parallel Computing}, 20:497 -- 507, 1994.

\bibitem{Blumrich94a}
M.~A. Blumrich, K.~Li, R.~Alpert, C.~Dubnicki, E.~W. Felten, and J.~Sandberg.
\newblock {Virtual Memory Mapped Network Interface for the SHRIMP
  Multicomputer}.
\newblock In {\em Proceedings of the 21st International Symposium on Computer
  Architecture}, pages 142 -- 153, Apr. 1994.

\bibitem{Boden95}
N.~J. Boden, D.~Cohen, R.~E. Felderman, A.~E. Kulawik, C.~L. Seitz, J.~N.
  Seizovic, and W.~Su.
\newblock {Myrinet -- A gigabit-per-Second Local-Area Network}.
\newblock {\em {{IEEE}} Micro}, Feb. 1995.

\bibitem{Borkar88}
S.~Borkar, R.~Cohn, G.~Cox, S.~Gleason, T.~Gross, H.~T. Kung, M.~Lam, B.~Moore,
  C.~Peterson, J.~Pieper, L.~Rankin, P.~S. Tseng, J.~Sutton, J.~Urbanski, , and
  J.~Webb.
\newblock {iWarp: An Integrated Solution to High-speed Parallel Computing}.
\newblock In {\em Proceedings of Supercomputing '88, Orlando, Florida}, pages
  330 -- 339, Nov. 1988.

\bibitem{Borkar90}
S.~Borkar, R.~Cohn, G.~Cox, T.~Gross, H.~T. Kung, M.~Lam, M.~Levine, B.~Moore,
  W.~Moore, C.~Peterson, J.~Susman, J.~Sutton, J.~Urbanski, and J.~Webb.
\newblock {Supporting Systolic and Memory Communication in iWarp}.
\newblock In {\em Proceedings of the 17th International Symposium on Computer
  Architecture}, pages 70 -- 81, May 1990.

\bibitem{Boughton94}
G.~A. Boughton.
\newblock {Arctic Routing Chip}.
\newblock In {\em Proceedings of Hot Interconnects II, Stanford, CA}, pages 164
  -- 173, Aug. 1994.

\bibitem{Brewer95}
T.~Brewer.
\newblock {A Highly Scalable System Utilizing up to 128 PA-RISC Processors}.
\newblock Technical report, Convex Computer Corporation, 1995.
\newblock (Available from http://www.convex.com/tech\_cache/technical.html in
  Jul 96.).

\bibitem{Chang96b}
C.-C. Chang, G.~Czajkowski, and T.~{von Eicken}.
\newblock {Design and Performance of Active Messages on the IBM SP-2}.
\newblock (Work at Dept of Computer Science, Cornell University, Ithaca.
  Available from http://www.cs.cornell.edu/Info/Projects/CAM/ in Jul 96).

\bibitem{Chiou95}
D.~Chiou, B.~S. Ang, R.~Greiner, Arvind, J.~C. Hoe, M.~J. Beckerle, J.~E.
  Hicks, and A.~Boughton.
\newblock {StarT-NG: Delivering Seamless Parallel Computing}.
\newblock In {\em Proceedings of the First International EURO-PAR Conference,
  Stockholm, Sweden}, pages 101 -- 116, Aug. 1995.

\bibitem{Exemplar93}
Convex Computer Corporation, Richardson, Tx.
\newblock {\em {Exemplar Architecture}}, Nov. 1993.

\bibitem{Culler93}
D.~Culler, R.~Karp, D.~Patterson, A.~Sahay, K.~E. Schauser, E.~Santos,
  R.~Subrmonian, and T.~von Eicken.
\newblock {{LogP}: Torwards a Realistic Model of Parallel Computation}.
\newblock In {\em Fourth {ACM} {SIGPLAN} Symposium on Principles and Practice
  of Parallel Programming, San Diego}, pages 1--12, 1993.

\bibitem{Culler96}
D.~Culler, L.~T. Liu, R.~Martin, and C.~Yoshikawa.
\newblock {LogP Performance Assessment of Fast Network Interfaces}.
\newblock {\em {IEEE} Micro}, 1996.
\newblock (to appear).

\bibitem{Culler90}
D.~E. Culler and G.~M. Papadopoulos.
\newblock The {Explicit Token Store}.
\newblock {\em Journal of Parallel and Distributed Computing}, 10(4):289--308,
  1990.

\bibitem{Dally92}
W.~J. Dally, R.~Davison, J.~A.~S. Fiske, G.~Fyler, J.~S. Keen, R.~A. Lethin,
  M.~Noakes, and P.~R. Nuth.
\newblock {The Message-Driven Processor: A Multicomputer Processing Node with
  Efficient Mechanisms}.
\newblock {\em {IEEE} Micro}, Apr. 1992.

\bibitem{Fillo95}
M.~Fillo, S.~W. Keckler, W.~J. Dally, N.~P. Carter, A.~Chang, Y.~Gurevich, and
  W.~S. Lee.
\newblock {The M-Machine Multicomputer}.
\newblock In {\em Proceedings of the 28th Annual International Symposium on
  Microarchitecture, Ann Arbor, Michigan}, 1995.

\bibitem{Gillett96}
R.~B. Gillett.
\newblock {Memory Channel Network for PCI}.
\newblock {\em {IEEE} Micro}, pages 12 -- 18, Feb. 1996.

\bibitem{Hoe94}
J.~C. Hoe.
\newblock {Network Interface for Message-Passing Parallel Computation on a
  Workstation Cluster}.
\newblock In {\em Proceedings of Hot Interconnects II, Stanford, CA}, pages 154
  -- 163, Aug. 1994.

\bibitem{Hoe96}
J.~C. Hoe and M.~Ehrlich.
\newblock {StarT-Jr: A Parallel System from Commodity Technology}.
\newblock {CSG Memo} 384, MIT Laboratory for Computer Science, July 1996.

\bibitem{ibm-sp1}
IBM.
\newblock {\em {IBM Scalable POWERparallel System Reference Guide}}, 1993.
\newblock IBM Publication Number G325-0648-00.

\bibitem{Paragon-91}
Intel Corporation, Intel Corporation, Supercomputer Systems Division, 15201
  N.W. Greenbrier Parkway, Beaverton, OR 97006.
\newblock {\em Paragon XP/S Product Overview}, 1991.

\bibitem{Joerg92}
C.~F. Joerg and D.~S. Henry.
\newblock {A Tightly-Coupled Processor-Network Interface}.
\newblock In {\em Proceedings of the Fifth International Conference on
  Architectural Support for Programming Languages and Operating Systems,
  Boston, MA}, pages 111--122, Oct. 1992.

\bibitem{Karamcheti}
V.~Karamcheti and A.~Chien.
\newblock {FM: Fast Messaging on the Cray T3D}.
\newblock (Work at Concurrent Systems Architecture Group, Dept of Computer
  Science, University of Illinois at Urbana-Champaign. Available from
  http://www-csag.cs.uiuc.edu/projects/comm/fm.html in Jul 96).

\bibitem{Kessler93}
R.~E. Kessler and J.~L. Schwarzmeier.
\newblock {Cray T3D: a New Dimension for Cray Research}.
\newblock In {\em Digest of Papers, {COMPCON} Spring 93, San Francisco, CA},
  pages 176 -- 182, Feb. 1993.

\bibitem{Kuskin94}
J.~Kuskin, D.~Ofelt, M.~Heinrich, J.~Heinlein, R.~Simoni, K.~Gharachorloo,
  J.~Chaplin, D.~Nakahira, J.~Baxter, M.~Horowitz, A.~Gupta, M.~Rosenblum, and
  J.~Hennessy.
\newblock {The {Stanford} {FLASH} Multiprocessor}.
\newblock In {\em Proceedings of the 21st Annual International Symposium on
  Computer Architecture, Chicago, Il}, Apr. 1994.

\bibitem{Leiserson85}
C.~E. Leiserson.
\newblock {Fat-trees: Universal Networks for Hardware-efficient
  Supercomputing}.
\newblock {\em {IEEE} Transactions on Computers}, C-34(10), Oct. 1985.

\bibitem{Leiserson92}
C.~E. Leiserson et~al.
\newblock {The Network Architecture of the Connection Machine {CM-5}}.
\newblock In {\em Proceedings of the 1992 ACM Symposium on Parallel Algorithms
  and Architectures}, 1992.

\bibitem{Lenoski92}
D.~Lenoski, J.~Laudon, T.~Joe, D.~Nakahira, L.~Stevens, A.~Gupta, and
  J.~Hennessy.
\newblock {The DASH Prototype: Implementation and Performance}.
\newblock In {\em Proceedings of the 19th Annual International Symposium on
  Computer Architecture, Gold Coast, Australia}, pages 92 -- 103, 1992.

\bibitem{Liu94}
L.~T. Liu and D.~E. Culler.
\newblock {Measurements of Active Messages Performance on the {CM-5}}.
\newblock (Work at Dept of Computer Science, University of California at
  Berkeley. Available from http://now.cs.berkeley.edu/Papers/papers.html in Jul
  96), May 1994.

\bibitem{Liu95}
L.~T. Liu and D.~E. Culler.
\newblock {Evaluation of the Intel Paragon on Active Message Communication}.
\newblock In {\em Proceedings of Intel Supercomputer Users Group Conference},
  June 1995.

\bibitem{Martin94}
R.~P. Martin.
\newblock {HPAM: An Active Message Layer for a Network of {HP} Workstations}.
\newblock In {\em Proceedings of Hot Interconnects II, Stanford, CA}, pages 40
  -- 58, Aug. 1994.

\bibitem{ppc-arch94}
C.~May, E.~Silha, R.~Simpson, and H.~Warren, editors.
\newblock {\em {The PowerPC Architecture: A Specification for a New Family of
  RISC Processors}}.
\newblock Morgan Kaufman Publishers, Inc., San Francisco, CA, second edition,
  May 1994.

\bibitem{Mukherjee96}
S.~S. Mukherjee, B.~Falsafi, M.~D. Hill, and D.~A. Wood.
\newblock {Coherent Network Interfaces for Fine-Grain Communication}.
\newblock In {\em Proceedings of the 23rd International Symposium on Computer
  Architecture}, May 1996.

\bibitem{Pakin95}
S.~Pakin, M.~Lauria, and A.~Chien.
\newblock {High Performance Messaging on Workstations: Illinois Fast Messages
  (FM) for Myrinet}.
\newblock In {\em Proceedings of Supercomputing '95, San Diego, CA}, 1995.

\bibitem{Papadopoulos93}
G.~M. Papadopoulos, G.~A. Boughton, R.~Greiner, and M.~J. Beckerle.
\newblock {{*T}: Integrated Building Blocks for Parallel Computing}.
\newblock In {\em Proceedings of Supercomputing '93, Portland, Oregon}, pages
  624--635, Nov. 1993.

\bibitem{Reinhardt94}
S.~K. Reinhardt, J.~R. Larus, and D.~A. Wood.
\newblock {Tempest and Typhoon: User-Level Shared Memory}.
\newblock In {\em Proceedings of the 21st Annual International Symposium on
  Computer Architecture, Chicago, Il}, pages 325 -- 336, Apr. 1994.

\bibitem{sakai89}
S.~Sakai, Y.~Yamaguchi, K.~Hiraki, Y.~Kodama, and T.~Yuba.
\newblock {An Architecture of a Dataflow Single Chip Processor}.
\newblock {\em 16th Annual International Symposium on Computer Architecture},
  pages 46--53, 1989.

\bibitem{Scott96}
S.~L. Scott.
\newblock {Synchronization and Communication in the T3E Multiprocessor}.
\newblock In {\em Proceedings of the Seventh International Conference on
  Architectural Support for Programming Languages and Operating Systems,
  Cambridge, MA}, pages 26 -- 36, Oct. 1996.

\bibitem{Numa-q}
Sequent Computer Systems, Inc.
\newblock {\em {Sequent's NUMA-Q Architecture White Paper}}.
\newblock (Available from
  http://www.sequent.com/public/solution/numaq/technology/archindex.html in Jul
  96, ).

\bibitem{Sobalvarro95}
P.~G. Sobalvarro and W.~E. Weihl.
\newblock {Demand-based Coscheduling of Parallel Jobs on Multiprogrammed
  Multiprocessors }.
\newblock In {\em Job Scheduling Strategies for Parallel Processing, Lecture
  Notes in Computer Science Vol. 949}. Springer-Verlag, 1995.

\bibitem{Stunkel95}
C.~B. Stunkel, D.~G. Shea, B.~Abali, M.~G. Atkins, C.~A. Bender, D.~G. Grice,
  P.~Hochschild, D.~J. Joseph, B.~J. Nathanson, R.~A. Swetz, R.~F. Stucke,
  M.~Tsao, and P.~R. Varker.
\newblock {The {SP2} High-Performance Switch}.
\newblock {\em {IBM} Systems Journal}, 34(2):185 -- 204, 1995.

\bibitem{cm-5}
Thinking Machines Corporation, 245 First Street, Cambridge, MA02142, USA.
\newblock {\em {Connection Machine {CM-5} Technical Summary}}, Nov. 1993.

\bibitem{vonEicken92}
T.~von Eicken, D.~E. Culler, S.~C. Goldstein, and K.~E. Schauser.
\newblock {Active Messages: a Mechanism for Integrated Communication and
  Computation}.
\newblock In {\em Proceedings of the 19th Annual International Symposium on
  Computer Architecture Conference Proceedings, Gold Coast, Australia}, pages
  256 -- 266, 1992.

\bibitem{Whitby-Strevens85}
C.~Whitby-Strevens.
\newblock {The Transputer}.
\newblock In {\em Proceedings of the 12th Annual International Symposium on
  Computer Architecture}, pages 292 -- 300, 1985.

\end{thebibliography}
